

# HHLPar: Automated Theorem Prover for Parallel Hybrid Communicating Sequential Processes

Xiangyu Jin<sup>1,2</sup>, Bohua Zhan<sup>3</sup>, Shuling Wang<sup>4,2</sup>, and Naijun Zhan<sup>5</sup>

<sup>1</sup> Key Laboratory of System Software and State Key Lab. of Computer Science, ISCAS

<sup>2</sup> University of Chinese Academy of Sciences

<sup>3</sup> Huawei Technologies Co., Ltd.

<sup>4</sup> National Key Laboratory of Space Integrated Information System, ISCAS

<sup>5</sup> School of Computer Science, Peking University

**Abstract.** We introduce HHLPar, a tool for verifying hybrid systems modeled in Hybrid Communicating Sequential Processes (HCSP). HHLPar is based on a Hybrid Hoare Logic for HCSP, which enables reasoning about both the continuous-time properties of differential equations and the communication and parallel composition of HCSP processes. This is achieved through the use of specialized trace assertions and their synchronization. The logic has been formalized and proven sound in Isabelle/HOL, providing a reliable foundation for the verification. HHLPar implements the logic in Python and supports automated verification: On one hand, it provides functions for symbolically decomposing HCSP processes, generating assertions for individual sequential processes, and then composing them via synchronization to obtain the final specification for the entire parallel HCSP process; On the other hand, it is integrated with external solvers for handling differential equations and real arithmetic properties. The resulting assertions are sufficiently expressive to deduce both the state properties at termination and the continuous-time invariants maintained throughout the execution of processes, which are critical for ensuring system safety. Finally, we present the main issues related to the implementation of HHLPar and demonstrate its applicability through a case study involving a simplified cruise control system.

**Keywords:** Hybrid System, Hybrid Hoare Logic, Interactive and Automated Theorem Proving.

## 1 Introduction


Hybrid systems involve complex interactions between continuous-time evolving physical processes and discrete control systems. In networked applications such as cyber-physical systems, communication and parallel composition play a critical role in enabling interactions among distributed components, to facilitate the coordination of concurrent behaviors and the exchange of data across subsystems. However, ensuring the safety of such systems is highly challenging due to their inherent complexity, which stems from the interplay of continuous dynamics, discrete transitions, and the need for synchronization between parallel components. Formal verification has been widely recognized in both academic community and industry as an important approach to ensure correctness of hybrid systems. Especially, a verification tool that is sound and capable

of producing trustworthy results and meanwhile supporting automation in verification process is essential for the practical design of safety-critical systems.

There are two mainstream verification techniques of hybrid systems: model checking and deductive verification. Model checking verifies a system model, typically represented as hybrid automata [1], by exhaustively computing and checking all reachable system states. However, this approach faces intrinsic challenges due to the infinite state domains and the increasing complexity of hybrid systems. On the other hand, deductive verification conducts proof via logical reasoning by induction on system models and reasons about continuous evolution represented as ordinary differential equations (ODEs) with the help of differential invariants [16, 10, 11]. A prerequisite for deductive verification of hybrid systems is to have a compositional modelling language for hybrid systems and meanwhile a specification logic for reasoning about the formal models such that the verification of a complex system can be reduced to the verification of decomposed components of the system. Differential dynamic logic ( $d\mathcal{L}$ ) [12, 13, 2, 15] is a first-order dynamic logic proposed for specifying and verifying hybrid systems modelled as hybrid programs. Its soundness has been proved in Isabelle/HOL and Coq in [3]. Its prover KeYmaera [17] supports automatic proof search of rules of  $d\mathcal{L}$  and integrates with computer algebra tools for solving differential equations and real arithmetic formulas. Its successor KeYmaera X [7] enhances automation and provides stronger soundness guarantees through a small, trusted prover kernel. However,  $d\mathcal{L}$  lacks direct support for communication and parallel composition, which are ubiquitous in practical cyber-physical systems. The verification of hybrid systems with communication and parallel composition poses additional challenges due to the need to account for concurrent interactions, synchronization and the resulting complex, non-deterministic behaviors arising from distributed components.

Hybrid CSP (HCSP) [8, 27] extends Hoare’s CSP [9] by including ODEs to model continuous dynamics. It leverages the communication and parallel composition features of CSP to enable the flexible interactions between continuous physical processes and discrete control systems. The specification logic and verification of HCSP have been studied by extending the classical Hoare logic to handle both continuous evolution and communication based parallel composition. One line of the work [10, 21] utilizes Duration Calculus (DC), which is an interval-based temporal logic with binary modality chop and was extended to specify continuous-time properties, but the DC-based reasoning system is quite complicated and in consequence the tool support for verifying HCSP under this approach is limited to interactive theorem proving in Isabelle/HOL [22], which imposes a significant proof burden on users. To overcome these limitations, an alternative Hybrid Hoare Logic (HHL) was developed by introducing trace-based assertions into first-order logic [26]. This logic proposes traces composed of both communication and continuous-time events, and handles parallel composition of processes through trace synchronization. Building on this logic, the HHL prover was implemented, as illustrated in Fig. 1, providing a more automated and user-friendly verification tool for HCSP.

As shown by Fig. 1, the HHL prover comprises four parts: an Invariant Generator for synthesizing differential invariants of ODEs and supplying them to other modules; HHLPy [20], an automatic verifier for verifying sequential HCSP, particularly ODEs,



**Fig. 1.** Architecture of HHLProver.

based on differential invariants; HHLPar, an automatic verifier for HCSP with communication and concurrency; and Isabelle/HHL, an interactive theorem prover for HHL. Both HHLPy and HHLPar are designed to automate verification, while unproven conditions are passed to the interactive mode of HHL prover, i.e. Isabelle/HHL.

In this paper, we present HHLPar, the automated theorem prover for HCSP in concurrent setting, including its assertions, inference rules and implementation. HHLPar builds upon the HHL in [26] but differs in several key aspects. The HHL in [26] defines a generalized trace-based logic and a weakest precondition-style proof system, which is proved to be relative complete and very expressive, but faces difficulty in automating the verification of parallel composition. Instead, HHLPar proposes an explicit assertion language for specifying traces, and provides a set of inference rules for constructing assertions of sequential processes and a set of synchronization rules for constructing assertions of parallel processes constituting their specification. This constructive style logic enables the automation of HCSP reasoning. HHLPar achieves soundness, as its underlying logic has been formally proven sound in Isabelle/HOL. Meanwhile, it supports automated theorem proving by symbolically decomposing and reasoning about HCSP based on the logic's inference rules. It also inherits HHLPy's integration with the Wolfram Engine for solving ODEs and reasoning about logical formulas.

The assertions in specification generated by HHLPar are sufficiently expressive to describe the behavior of processes. Also, it is strong enough to enable the derivation of logical formula properties over process variables. In this paper we have developed a set of inference rules specifically for deriving two different forms of properties from the generated assertions automatically. The first class is properties of final states at termination which is also a concern of classical Hoare logic and HHLPy [20]. The second class is continuous-time invariants held throughout the execution which ensure that the system meets the requirements over all continuous time intervals. These properties are crucial for assessing system safety. To demonstrate the usability of HHLPar, we applied it to verify a simplified cruise control system, successfully automating the verification of its safety requirement.

After reviewing the related work, the remainder of the paper is structured as follows. Sect. 2 provides a brief overview of HCSP. Sect. 3 introduce the assertions we proposed and its corresponding specification modified from HHL. Sect. 4 and Sect. 5 introduce inference rules of how to construct assertions in specification for both sequential and parallel HCSP, respectively. Sect. 6 gives the rules for proving properties of specific forms from assertions. Sect. 7 discusses the key implementation aspects in both Isabelle/HOL and HHLPar, and demonstrates the application of HHLPar through a case study. The accompanying code, including the formalization and soundness proof of the logic in Isabelle/HOL, the Python implementation and the case study, is available at <https://github.com/AgHHL/gHHL2024.git>.

### 1.1 Related Work

Model checking tools of hybrid systems endeavor to compute reachable states of continuous dynamics efficiently in an algorithmic approach, by achieving high scalability while maintaining high accuracy, e.g. the representative PHAVer [5] for linear hybrid automata, HSolver [19] and SpaceEx [6] for both linear and non-linear dynamics. Deduction verification tools are developed upon program logics and conduct proofs via theorem proving. KeYmaera [17] and its successor KeYmaera X [7] are automated and interactive theorem provers built upon differential dynamic logic ( $d\mathcal{L}$ ) [12, 13, 15], which proposes a complete set of rules [14, 18] for reasoning about continuous dynamics such as differential invariants, differential weakening, differential cut, and differential ghosts. Both the tools combine deductive reasoning of  $d\mathcal{L}$ , real algebraic and computer algebraic provers for automated verification. Foster et al. [4] proposed a semantic verification framework for hybrid systems using the Isabelle/HOL proof assistant and then extended it to IsaVODEs [25]. The related work on specification and verification of HCSP have been discussed in the introduction. In contrast, HHLPar extends HHLPy [20] to support the parallel fragment of HCSP, encompassing communication, parallel composition and continuous evolution. HHLPar inherits HHLPy's integration with external solvers for real arithmetic and ODEs, and further enables automated deductive verification of communication and parallel composition through specialized assertions and synchronization. Both HHLPy and HHLPar are integrated to HHL prover in order to improve its automation, as indicated in Fig. 1.

## 2 An Overview of HCSP

As an extension of Communicating Sequential Processes (CSP [9]), Hybrid CSP (HCSP) is a formal modeling language for hybrid systems. It introduces Ordinary Differential Equations (ODEs) to model continuous evolution and interrupts. In HCSP, communication is the sole mechanism for data exchange between processes, and shared variables among parallel processes are explicitly prohibited. This section is extracted from [26], which plays the foundation of the logic in this paper. For self-containedness, we provide a brief overview.

*Syntax.* Below, we present the syntax for HCSP. Here  $c$  and  $c_i$  denote sequential processes, while  $pc$  and  $pc_i$  denote parallel processes.  $\dot{x}$  represents the first-order derivative of  $x$  w.r.t. time,  $\vec{x}$  (resp.  $\vec{e}$ ) denotes a vector of variables (expressions).  $ch$  refers to a channel name, and  $ch_i*$  denotes either an input event  $ch_i?x$  or output event  $ch_i!e$ .  $L$  is a non-empty set of indices,  $cs$  is a set of channel names.  $B$  and  $e$  represent Boolean and arithmetic expressions, respectively.

$$\begin{aligned} c &::= \text{skip} \mid x := e \mid ch?x \mid ch!e \mid c_1 \sqcup c_2 \mid c_1; c_2 \mid c^* \mid \text{if } B \text{ then } c_1 \text{ else } c_2 \mid \\ &\quad \langle \vec{x} = \vec{e} \& B \rangle \mid \text{wait } e \mid \langle \vec{x} = \vec{e} \& B \propto c \rangle \triangleright \parallel_{i \in L} (ch_i* \rightarrow c_i) \\ pc &::= c \mid pc_1 \parallel_{cs} pc_2 \end{aligned}$$

The input  $ch?x$  receives a value through channel  $ch$  and assigns it to variable  $x$ , while the output  $ch!e$  sends the value of  $e$  through  $ch$ . Both statements may block, waiting for the corresponding dual party to be ready. The continuous evolution  $\langle \vec{x} = \vec{e} \& B \rangle$  evolves continuously according to the given ODE  $\vec{x} = \vec{e}$  as long as the open domain  $B$  holds, and terminates whenever  $B$  becomes false. The wait statement  $\text{wait } e$  keeps variables unchanged except that a period of time determined by  $e$  progresses. Communication interruption  $\langle \vec{x} = \vec{e} \& B \propto c \rangle \triangleright \parallel_{i \in L} (ch_i* \rightarrow c_i)$  evolves according to the ODE  $\vec{x} = \vec{e}$  until it is preempted by one of the communication events  $ch_i*$ , followed by the corresponding  $c_i$ ; or until it violated the domain condition  $B$ , followed by the execution of  $c$ . The parallel composition  $pc_1 \parallel_{cs} pc_2$  executes  $pc_1$  and  $pc_2$  independently, except that all communication events over the common channels in  $cs$  are synchronized between  $pc_1$  and  $pc_2$ . No same channel direction (e.g.  $ch!$ ) occurs in both  $pc_1$  and  $pc_2$ . The meaning of other statements such as assignment, internal choice, sequential composition, and so on, follow their standard definitions.

The following example models a moving vehicle operating in parallel with its discrete controller. The vehicle's motion is governed by an ODE, where  $s$  represents the trajectory,  $v$  the velocity and  $a$  the acceleration. Every  $d$  time units, the continuous evolution is interrupted by the controller. During each interruption, the controller senses the trajectory and the velocity of the vehicle through input  $p2c?x$ , computes the new acceleration and sends it to the vehicle via  $c2p!contl(x)$ . The vehicle then follows this updated acceleration in the next time period.

$$(\dot{s} = v, \dot{v} = a \triangleright \parallel (p2c!(s, v) \rightarrow c2p?a))^* \parallel (\text{wait } d; p2c?x; c2p!contl(x))^*$$

*Semantics* Fig. 2 presents part of the big-step semantics of HCSP, defined as a set of transition rules. Each transition takes the form  $(c, s) \Rightarrow (s', tr)$ , indicating that  $c$  carries initial state  $s$  to final state  $s'$ , producing a trace  $tr$ . Here states  $s, s' \in \text{Vars} \rightarrow \text{Values}$  are mappings from variables to values. A trace  $tr$  is an ordered sequence of events generated during the execution of an HCSP process. It can be an empty trace  $\epsilon$ , a single event, or the concatenation  $tr_1 \hat{\ } tr_2$  of two traces  $tr_1$  and  $tr_2$ , defined recursively. An event describes an observable step in the behavior of a process. There are two types of events: A *communication event*  $\langle ch \triangleright, v \rangle$ , where  $\triangleright$  is  $?$  or  $!$ , indicating input and output, and  $v$  is a value transmitted during the communication; a *continuous event*  $\langle d, \vec{p}, rdy \rangle$ , where  $d$  is a positive value specifying the duration of this event,  $\vec{p}$  a continuous function from  $[0, d]$  to states, describing the evolution of states over time, and  $rdy$  is the set of channels that are waiting for communication during this duration.

Rules (Out-1) and (Out-2) define two cases for communication: one where the communication occurs immediately, and another where it occurs after a delay of  $d$  time

$$\begin{array}{c}
\frac{}{(ch!e, s) \Rightarrow (s, \langle ch!, s(e) \rangle)} \text{Out-1} \quad \frac{}{(ch!e, s) \Rightarrow (s, \langle d, I_s, \{ch!\} \rangle \wedge \langle ch!, s(e) \rangle)} \text{Out-2} \\
\frac{\forall t \in [0, d]. s[\vec{x} \mapsto \vec{p}(t)](B) \quad \neg s[\vec{x} \mapsto \vec{p}(d)](B)}{(\langle \vec{x} = \vec{e} \& B \rangle, s) \Rightarrow (s[\vec{x} \mapsto \vec{p}(d)], \langle d, \vec{p}, \{\} \rangle)} \text{Cont} \\
\frac{\forall t \in [0, d]. s[\vec{x} \mapsto \vec{p}(t)](B) \quad i \in L \quad ch_i * = ch!e \quad (c_i, s[\vec{x} \mapsto \vec{p}(d)]) \Rightarrow (s', tr)}{(\langle \vec{x} = \vec{e} \& B \propto c \rangle \geq \parallel_{i \in L} (ch_i * \rightarrow c_i), s) \Rightarrow (s', \langle d, \vec{p}, rdy(\cup_{i \in L} ch_i *) \rangle \wedge \langle ch!, s[\vec{x} \mapsto \vec{p}(d)](e) \rangle \wedge tr)} \text{Int-1} \\
\frac{\forall t \in [0, d]. s[\vec{x} \mapsto \vec{p}(t)](B) \quad \neg s[\vec{x} \mapsto \vec{p}(d)](B) \quad (c, s[\vec{x} \mapsto \vec{p}(d)]) \Rightarrow (s', tr)}{(\langle \vec{x} = \vec{e} \& B \propto c \rangle \geq \parallel_{i \in L} (ch_i * \rightarrow c_i), s') \Rightarrow (s', \langle d, \vec{p}, rdy(\cup_{i \in L} ch_i *) \rangle \wedge tr)} \text{Int-2} \\
\frac{(c_1, s_1) \Rightarrow (s'_1, tr_1) \quad (c_2, s_2) \Rightarrow (s'_2, tr_2) \quad tr_1 \parallel_{cs} tr_2 \Downarrow tr}{(c_1 \parallel_{cs} c_2, s_1 \uplus s_2) \Rightarrow (s'_1 \uplus s'_2, tr)} \text{Par}
\end{array}$$

**Fig. 2.** Part of big-step semantics of HCSP

units. During the waiting period,  $I_s$  represents an identity function that maps time to the initial state. Rule (Cont) defines the behavior of the continuous evolution, which terminates after time  $d$  due to the violation of domain  $B$ . This results in a continuous event with duration  $d$  and function  $\vec{p}$ , where  $\vec{p}$  is a solution of the ODE  $\dot{x} = \vec{e}$  satisfying the initial condition  $\vec{p}(0) = s(\vec{x})$ . Rule (int-1) defines that the ODE is interrupted after  $d > 0$  time duration, by the occurrence of a communication over channel  $ch$ , and then the subsequent process  $c_i$  is executed; Rule (int-2) defines that the ODE terminates due to the violation of  $B$ , without any communication among  $\{ch_i\}$  being able to occur, and then the subsequent process  $c$  is executed. Other similar cases, e.g. interruption by an input event, are not listed here. Rule (Par) defines the semantics of the parallel composition, which results in the disjoint union of the states (denoted by  $s_1 \uplus s_2$ ) and the synchronization of the traces (denoted by  $tr_1 \parallel_{cs} tr_2 \Downarrow tr$ ), of the two respective processes.

Especially, the trace synchronization relation  $tr_1 \parallel_{cs} tr_2 \Downarrow tr$  can be derived according to the structures of traces  $tr_1$  and  $tr_2$ . Part of the derivation rules is given below. An output event synchronizes with the corresponding input event (SyncIO). When an external communication event occurs on one side, it does not need to synchronize with the other side (NoSyncIO); When both sides are continuous events, then the continuous events of the same length will synchronize if they have compatible ready sets (SWait), denoted by  $\text{compat}$ , meaning that no input and output along a same channel occur simultaneously in the two ready sets (otherwise the corresponding communication must occur immediately).

$$\begin{array}{c}
\frac{ch \in cs \quad tr_1 \parallel_{cs} tr_2 \Downarrow tr}{\langle ch!, v \rangle \wedge tr_1 \parallel_{cs} \langle ch?, v \rangle \wedge tr_2 \Downarrow tr} \text{SyncIO} \quad \frac{ch \notin cs \quad tr_1 \parallel_{cs} tr_2 \Downarrow tr}{\langle ch \triangleright, v \rangle \wedge tr_1 \parallel_{cs} tr_2 \Downarrow \langle ch \triangleright, v \rangle \wedge tr} \text{NoSyncIO} \\
\frac{tr_1 \parallel_{cs} tr_2 \Downarrow tr \quad \text{compat}(rdy_1, rdy_2) \quad d > 0}{\langle d, \vec{p}_1, rdy_1 \rangle \wedge tr_1 \parallel_{cs} \langle d, \vec{p}_2, rdy_2 \rangle \wedge tr_2 \Downarrow \langle d, \vec{p}_1 \uplus \vec{p}_2, (rdy_1 \cup rdy_2) - cs \rangle \wedge tr} \text{SWait}
\end{array}$$

### 3 Assertions and Specifications

We will introduce an assertion language for explicitly specifying traces, which serves as the foundation for the inference rules of constructing specifications of HCSP in the following sections. The assertion language, with its explicit syntactic forms, enables automated processing of inference rules for verifying HCSP processes. Building on these assertions, we further propose a novel specification form tailored for HCSP.

#### 3.1 Syntax and Semantics

The syntax of the assertion language is defined below:  $P, Q$  represent assertions,  $cm$  is a list of tuples recording the assertion information for channels,  $I$  is a path condition.

$$\begin{aligned}
 P, Q &::= \text{true} \mid \text{false} \mid P \wedge Q \mid P \vee Q \mid \uparrow b \mid P[\vec{x} := \vec{e}] \mid \text{init} \\
 &\quad \mid \text{wait\_in}(I, ch, \{d, v \Rightarrow P\}) \mid \text{wait\_outv}(I, ch, e, \{d \Rightarrow P\}) \mid \text{wait}(I, e, \{d \Rightarrow P\}) \\
 &\quad \mid \text{interrupt}(I, e, \{d \Rightarrow P\}, cm) \mid \text{interrupt}_\infty(I, cm) \mid \text{Rec } R. P \nabla F(R) \\
 cm &::= \epsilon \mid (ch?, \{d, v \Rightarrow P\}) \cdot cm \mid (ch!, h, \{d \Rightarrow P\}) \cdot cm \\
 I &::= \text{id} \mid \vec{x} \mapsto f(\vec{x}, t) \mid \text{inv} \mid I[\vec{x} := \vec{e}] \mid I_1 \uplus I_2
 \end{aligned}$$

where  $b$  and  $\text{inv}$  are boolean expressions,  $e$  is a real expression,  $\{d, v \Rightarrow P\}$  represents a function mapping from real valued variables  $d$  and  $v$  to assertions ( $\{d \Rightarrow P\}$  is similar), for example,  $\{d, v \Rightarrow \text{init}[x := x + d][y := v]\}$ . Here,  $d$  and  $v$  are two special bounded variables introduced to synchronize communication between parallel processes. They denote the transmitted value and its time of occurrence respectively, which will be resolved when the dual events in parallel processes synchronize.  $cm$  is a list of tuples or triples recording the communication branches used in  $\text{interrupt}$ .  $\text{Rec}$  defines a recursive assertion where  $P$  acts as the guard ensuring the recursion terminates. Here  $F$  is a generator function defined inductively according to the syntax of the assertion language which can be atomic or non-atomic assertion containing a hole indicating the position where a recursion happens. For example,  $F(R)$  can be  $R[x := 0]$  or  $\text{wait}(I, e, \{d \Rightarrow R[x := x + 1]\})$ .

We first define the semantics of path conditions. A path condition  $I$  is a predicate interpreted over a starting state, time and state, denoted by  $(s_0, t, s) \models I$ . It describes the relationship between the starting state  $s_0$  and the state  $s$  at time  $t$  during the evolution. As defined by the semantics,  $\text{id}$  states that  $s$  keeps the same as the initial state  $s_0$ ;  $\vec{x} \mapsto f(\vec{x}, t)$  substitutes  $\vec{x}$  to the value defined by  $f$  at time  $t$ ;  $\text{inv}$  means that state  $s$  at  $t$  satisfies the invariant  $\text{inv}$ ; the substitution  $I[\vec{x} := \vec{e}]$  updates the value of  $\vec{x}$  at initial state to be the one of  $\vec{e}$ . Intuitively, we use  $\text{id}$  to describe the constant duration and use  $f$  and  $\text{inv}$  to handle the ODE with explicit solutions or with differential invariants.

$$\begin{aligned}
 (s_0, t, s) &\models \text{id} \triangleq s = s_0 \\
 (s_0, t, s) &\models \vec{x} \mapsto f(\vec{x}, t) \triangleq s = s_0[\vec{x} \mapsto f(s_0(\vec{x}), t)] \\
 (s_0, t, s) &\models \text{inv} \triangleq \text{inv}(s) \\
 (s_0, t, s) &\models I[\vec{x} := \vec{e}] \triangleq (s_0[\vec{x} \mapsto s_0(\vec{e})], t, s) \models I \\
 (s_0, t, s) &\models I_1 \uplus I_2 \triangleq \exists s_{01} s_{02} s_1 s_2. s_0 = s_{01} \uplus s_{02} \wedge s = s_1 \uplus s_2 \wedge \\
 &\quad (s_{01}, t, s_1) \models I_1 \wedge (s_{02}, t, s_2) \models I_2
 \end{aligned}$$

Next, we introduce the semantics of the assertions. An assertion  $P$  is interpreted over an initial state, current state and a trace, denoted by  $(s_0, s, tr) \models P$ . The assertions  $\text{true}$ ,  $\text{false}$ ,  $P \wedge Q$ ,  $P \vee Q$  are defined as usual.  $\uparrow b$  lifts a boolean expression on starting state as a boolean assertion, i.e.  $b$  holds at the starting state.  $P[\vec{x} := \vec{e}]$  means that  $P$

holds under the starting state updated by assigning  $\vec{x}$  to  $\vec{e}$ .  $\text{init}$  means that the state equals starting state and the trace is empty.

$$\begin{aligned} (s_0, s, tr) &\models \uparrow b \triangleq b(s_0) \\ (s_0, s, tr) &\models P \wedge Q \triangleq (s_0, s, tr) \models P \wedge (s_0, s, tr) \models Q \\ (s_0, s, tr) &\models P \vee Q \triangleq (s_0, s, tr) \models P \vee (s_0, s, tr) \models Q \\ (s_0, s, tr) &\models P[\vec{x} := \vec{e}] \triangleq (s_0[\vec{x} \mapsto s_0(\vec{e})], s, tr) \models P \\ (s_0, s, tr) &\models \text{init} \triangleq s_0 = s \wedge tr = \epsilon \end{aligned}$$

We then introduce the semantics of assertions specifying the behavior of input, output, continuous evolution and interrupt respectively:

- $(s_0, s, tr) \models \text{wait\_in}(I, ch, \{d, v \Rightarrow P\})$  iff one of the following is satisfied:
  1.  $(s_0, s, tr') \models P|_{d=0, v=v} \wedge tr = \langle ch?, v \rangle \wedge tr'$
  2.  $(s_0, s, tr') \models P|_{d=d, v=v} \wedge d > 0 \wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, d]. (s_0, t, \vec{p}(t)) \models I$   
 $\wedge tr = \langle d, \vec{p}, \{ch?\} \rangle \wedge \langle ch?, v \rangle \wedge tr'$
- $(s_0, s, tr) \models \text{wait\_outv}(I, ch, e, \{d \Rightarrow P\})$  iff one of the following is satisfied:
  1.  $(s_0, s, tr') \models P|_{d=0} \wedge tr = \langle ch!, s_0(e) \rangle \wedge tr'$
  2.  $(s_0, s, tr') \models P|_{d=d} \wedge d > 0 \wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, d]. (s_0, t, \vec{p}(t)) \models I$   
 $\wedge tr = \langle d, \vec{p}, \{ch!\} \rangle \wedge \langle ch!, s_0(e) \rangle \wedge tr'$
- $(s_0, s, tr) \models \text{wait}(I, e, \{d \Rightarrow P\})$  iff one of the following is satisfied:
  1.  $(s_0, s, tr) \models P|_{d=0} \wedge s_0(e) \leq 0$
  2.  $(s_0, s, tr') \models P|_{d=s_0(e)} \wedge s_0(e) > 0 \wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, s_0(e)]. (s_0, t, \vec{p}(t)) \models I$   
 $\wedge tr = \langle s_0(e), \vec{p}, \{\} \rangle \wedge tr'$
- $(s_0, s, tr) \models \text{interrupt}(I, e, \{d \Rightarrow P\}, cm)$  iff one of the following is satisfied:
  1.  $(s_0, s, tr) \models P|_{d=0} \wedge s_0(e) \leq 0$
  2.  $(s_0, s, tr') \models P|_{d=s_0(e)} \wedge s_0(e) > 0 \wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, s_0(e)]. (s_0, t, \vec{p}(t)) \models I$   
 $\wedge tr = \langle s_0(e), \vec{p}, rdy(cm) \rangle \wedge tr'$
  3.  $(s_0, s, tr') \models P_i|_{d=0, v=v} \wedge cm[i] = (ch_i?, \{d, v \Rightarrow P_i\}) \wedge tr = \langle ch_i?, v \rangle \wedge tr'$
  4.  $(s_0, s, tr') \models P_i|_{d=d, v=v} \wedge cm[i] = (ch_i?, \{d, v \Rightarrow P_i\}) \wedge 0 < d \leq s_0(e)$   
 $\wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, d]. (s_0, t, \vec{p}(t)) \models I \wedge tr = \langle d, p, rdy(cm) \rangle \wedge \langle ch_i?, v \rangle \wedge tr'$
  5.  $(s_0, s, tr') \models P_i|_{d=0} \wedge cm[i] = (ch_i!, h, \{d \Rightarrow P_i\}) \wedge tr = \langle ch_i!, h(0) \rangle \wedge tr'$
  6.  $(s_0, s, tr') \models P_i|_{d=d} \wedge cm[i] = (ch_i!, h, \{d \Rightarrow P_i\}) \wedge 0 < d \leq s_0(e)$   
 $\wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, d]. (s_0, t, \vec{p}(t)) \models I \wedge tr = \langle d, \vec{p}, rdy(cm) \rangle \wedge \langle ch_i!, h(d) \rangle \wedge tr'$
- $(s_0, s, tr) \models \text{interrupt}_\infty(I, cm)$  iff one of the following is satisfied:
  1.  $(s_0, s, tr') \models P_i|_{d=0, v=v} \wedge cm[i] = (ch_i?, \{d, v \Rightarrow P_i\}) \wedge tr = \langle ch_i?, v \rangle \wedge tr'$
  2.  $(s_0, s, tr') \models P_i|_{d=d, v=v} \wedge cm[i] = (ch_i?, \{d, v \Rightarrow P_i\}) \wedge 0 < d$   
 $\wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, d]. (s_0, t, \vec{p}(t)) \models I \wedge tr = \langle d, p, rdy(cm) \rangle \wedge \langle ch_i?, v \rangle \wedge tr'$
  3.  $(s_0, s, tr') \models P_i|_{d=0} \wedge cm[i] = (ch_i!, h, \{d \Rightarrow P_i\}) \wedge tr = \langle ch_i!, h(0) \rangle \wedge tr'$
  4.  $(s_0, s, tr') \models P_i|_{d=d} \wedge cm[i] = (ch_i!, h, \{d \Rightarrow P_i\}) \wedge 0 < d$   
 $\wedge \vec{p}(0) = s_0 \wedge \forall t \in [0, d]. (s_0, t, \vec{p}(t)) \models I \wedge tr = \langle d, \vec{p}, rdy(cm) \rangle \wedge \langle ch_i!, h(d) \rangle \wedge tr'$

As defined by  $\text{wait\_in}$ , the first case corresponds to communicating immediately, so the delay  $d$  is 0, the input value  $v$  can be any real number  $v$  which can't be determined by itself. We use the notation  $P|_{d=0, v=v}$  to represent the assertion obtained by replacing the appearance of  $d$  and  $v$  in  $P$  with value 0 and  $v$ . The second case corresponds to communicating after waiting for time  $d > 0$ . The path taken by the state during waiting is given by  $\vec{p}$ , which satisfies the path condition  $I$ .  $\text{wait\_out}$  is defined similarly, but unlike the input case, the output value is determined by  $e$  and the map  $\{d \Rightarrow P\}$  is only



over the delay  $d$ . For the wait assertion,  $e$  is a real expression specifying the wait time and the map in this assertion only has one argument over delay  $d$ .

For the interrupt assertion, it specifies multiple cases including the ODE evolves for zero or positive time units and then terminates by violating the domain, or being interrupted by an input or output event. Here we list the two cases corresponding to (Int-1) and (Int-2) as defined previously in the semantics of HCSP. In the definition of interrupt assertion,  $e$  specifies the *maximum* waiting time of the interrupt,  $P$  specifies the remaining behavior if the waiting stops upon reaching the time bound  $e$ ,  $cm$  specifies the list of communications that can happen at any time not exceeding  $s_0(e)$ .  $cm$  is given by a list of elements like  $\langle ch_i?, \{d, v \Rightarrow P_i\} \rangle$  or  $\langle ch_i!, g, \{d \Rightarrow P_i\} \rangle$ , which specifies what happens after the corresponding interrupt is triggered, where  $g$  is a function mapping from delay to the output value and  $rdy(cm)$  denotes the ready set of communications in  $cm$ . There is an important special case: often we know the maximum waiting time may be infinite, for example when the domain of the ODE is true, the system can only execute the next command when a communication occurs. We denote this case by assertion  $\text{interrupt}_\infty(I, cm)$ .

At the end, we give the definition of recursion assertion:

$$(s_0, s, tr) \models \text{Rec } R. P \nabla F(R) \text{ iff } (s_0, s, tr) \models P \text{ or } (s_0, s, tr) \models F(\text{Rec } R. P \nabla F(R))$$

We can deduce that  $(s_0, s, tr) \models \text{Rec } R. P \nabla F(R)$  iff  $\exists n. (s_0, s, tr) \models F^n(P)$  where  $F^n \triangleq F(F^{n-1}(P))$  and  $n$  is a natural number.

### 3.2 Specification

In previous HHL [26], the specification of a HCSP process  $pc$  takes the form of Hoare triple  $\{Pre\} pc \{Post\}$ , where  $Pre$  and  $Post$  are predicates on state and trace. We use  $(s, tr) \models Pre$  to denote that the state  $s$  and the trace  $tr$  satisfy the predicate  $Pre$  ( $Post$  is similar). Note that, an assertion  $Q$  is a predicate over three elements: initial state  $s_0$ , current state  $s$  and a trace  $tr$ , thus  $Q(s_0)$  can be seen as a predicate on state and trace, e.g.  $(s, tr) \models Q(s_0) \equiv (s_0, s, tr) \models Q$ . The validity of a Hoare triple is defined in terms of big-step semantics as follows:

$$\{Pre\} pc \{Post\} \triangleq \forall s_1 s_2 tr tr'. (s_1, tr) \models Pre \longrightarrow (pc, s_1) \Rightarrow (s_2, tr') \longrightarrow (s_2, tr \hat{\ } tr') \models Post$$

In this paper, we utilize a new method of specification definition named `spec_of` based on Hoare triples:

$$\text{spec\_of}(pc, Q) \triangleq \forall s_0. \{s = s_0 \wedge tr = \epsilon\} pc \{(s, tr) \models Q(s_0)\}$$

where the assertion  $Q$  describes the relationship between the initial state  $s_0$ , the final state  $s$  and the produced trace  $tr$ . This specification means that if this process starts with a state  $s_0$ , then when the process terminates, the end state and the trace produced should meet the predicate  $Q(s_0)$ .

Next, we give some useful characteristics and lemmas on predicates and assertions.

Given two predicates  $G_1$  and  $G_2$ , we define the entailment between  $G_1$  and  $G_2$  as:

$$G_1 \Longrightarrow_a G_2 \triangleq \forall s tr. (s, tr) \models G_1 \longrightarrow (s, tr) \models G_2$$

Obviously, this entailment relationship satisfies the transitivity and reflexivity. There are some common entailment rules, for example introduction and elimination rules for

conjunction or disjunction. Some special notes of entailment related to monotonicity and substitution of assertions are stated in the following.

The assertions `wait_in`, `wait_outv`, `wait`, etc. all satisfy monotonicity rules on the initial state  $s_0$ , that reduce entailment relations among assertions to entailments on its components. For example, monotonicity of `wait_in` take the following form:

$$\frac{\forall d v. P_1|_{d=d, v=v}(s_0) \Longrightarrow_a P_2|_{d=d, v=v}(s_0)}{\text{wait\_in}(I, ch, \{d, v \Rightarrow P_1\})(s_0) \Longrightarrow_a \text{wait\_in}(I, ch, \{d, v \Rightarrow P_2\})(s_0)}$$

This rule permits deducing entailment between two `wait_in` assertions that differ only in the ensuing parameters. There are similar rules for `wait_outv`, `wait`, `interrupt` and `interrupt∞`. By these rules, we can assert that all the functions from assertions to assertions constructed by the forms introduced satisfies monotonicity.

The commutativity with existential quantifier for assertions is like the following:

$$\text{wait\_in}(I, ch, \{d, v \Rightarrow \exists x. P\})(s_0) \Longrightarrow_a \exists x. \text{wait\_in}(I, ch, \{d, v \Rightarrow P\})(s_0)$$

Other forms of assertions in our logic have similar results. So far, both the monotonicity and commutativity conditions are proved to hold for the assertions defined at the beginning of this section. We proved in Isabelle that the `Rec` assertion is the least fixed point under the assumption that  $F$  is monotonic with respect to logical implication and commutative with existential quantifier.

Besides, performing substitution  $[x := e]$  on assertions such as `wait_in` can be reduced to performing the same operations on its components. For example, the entailment rule for `wait_in` is:

$$\text{wait\_in}(I, ch, \{d, v \Rightarrow P\})[x := e](s_0) \Longrightarrow_a \text{wait\_in}(I[x := e], ch, \{d, v \Rightarrow P[x := e]\})(s_0)$$

## 4 Inference Rules for Sequential HCSP

In this section, we introduce the inference rules for generating assertions of sequential HCSP processes. For each sequential HCSP construct, we define the rule for it where it is followed by a subsequent process  $c$ . This is because different processes can have varying effects on the traces of the sequentially composed  $c$ . Notably, the rules for the constructs alone can be derived by substituting  $c$  with `skip` and applying the `skip` rule.

For `skip`, `assignment`, `input`, `output`, `wait` and `if` commands, we have following rules:

$$\begin{array}{c} \frac{}{\text{spec\_of}(\text{skip}, \text{init})} \quad \frac{\text{spec\_of}(c, Q)}{\text{spec\_of}(\text{skip}; c, Q)} \quad \frac{\text{spec\_of}(c, Q)}{\text{spec\_of}(x := e; c, Q[x := e])} \\ \frac{\text{spec\_of}(c_1; c, P) \quad \text{spec\_of}(c_2; c, Q)}{\text{spec\_of}(\text{if } B \text{ then } c_1 \text{ else } c_2; c, (\uparrow(B) \wedge P) \vee (\uparrow(\neg B) \wedge Q))} \\ \frac{\text{spec\_of}(c, Q)}{\text{spec\_of}(ch?x; c, \text{wait\_in}(\text{id}, ch, \{d, v \Rightarrow Q[x := v]\}))} \\ \frac{\text{spec\_of}(c, Q)}{\text{spec\_of}(ch!e; c, \text{wait\_outv}(\text{id}, ch, e, \{d \Rightarrow Q\}))} \\ \frac{}{\text{spec\_of}(\text{wait } e; c, \text{wait}(\text{id}, e, \{d \Rightarrow Q\}))} \end{array}$$

For the nondeterministic repetition command, we have the following rule:

$$\frac{\text{spec\_of}(c', P) \quad \forall cc Q. \text{spec\_of}(cc, Q) \longrightarrow \text{spec\_of}(c; cc, F(Q))}{\text{spec\_of}(c^*; c', \text{Rec } R. P \vee F(R))}$$

In this rule,  $P$  represents the assertion of proceeding directly to subsequent processes without executing the loop and  $F$  represents the change in assertion resulting from executing once loop. This recursion assertion can be seen as the loop invariant of repetition.

We now state the rules for continuous evolution. If the (unique) solution to the ODE is known, the predicate  $\text{paramODEsol}(\vec{x} = \vec{e}, B, f, e)$  is introduced:  $\vec{x} = \vec{e}$  is an equation between variables and their derivative expressions;  $B$  is a predicate on the state, specifying the open boundary condition;  $f(\vec{x}, t)$  is the solution of  $\vec{x} = \vec{e}$  at time  $t$ ;  $e$  maps the starting state to the length of time for the unique solution of the ODE reaching the boundary. We can then state the inference rule for the continuous evolution as follows:

$$\frac{\text{paramODEsol}(\vec{x} = \vec{e}, B, f, e) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \text{spec\_of}(c, Q)}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \rangle; c, \text{wait}(\vec{x} \mapsto f(\vec{x}, t), e, \{d \Rightarrow Q[\vec{x} := f(s_0(\vec{x}), d)]\}))}$$

The meaning of this rule is as follows. Suppose  $\vec{x} = \vec{e}$  with boundary condition  $B$  has solution  $f$  with time given by  $e$  (both functions of  $s_0$ ) and the lipschitz predicate ensures that there is a unique solution to this ODE, then the specification of  $\langle \vec{x} = \vec{e} \& B \rangle; c$  first evolves along the path  $\vec{p}(t) = s_0[\vec{x} \mapsto f(s_0(\vec{x}), t)]$  for time  $s_0(e)$ , then followed by the behavior of  $c$  as specified by  $Q$  starting from the updated state  $s_0[\vec{x} := f(s_0(\vec{x}), d)]$ .

Next, we show how to use differential invariants to reason about continuous evolution. We define predicate  $\text{paramODEInv}(\vec{x} = \vec{e}, \text{inv}, pp)$ , meaning that if the starting state of ODE satisfies the condition  $pp$ , then all the states along the ODE  $\vec{x} = \vec{e}$  satisfy the invariant  $\text{inv}$ . Before applying this rule, we should have  $\text{inv}$  and corresponding differential methods provided. The predicate is verified using the technology introduced in [15, 20].

$$\frac{\text{paramODEInv}(\vec{x} = \vec{e}, B, \text{inv}, pp) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \text{spec\_of}(c, Q)}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \rangle; c, (\uparrow (\neg B) \wedge Q) \nabla \uparrow (\neg pp \wedge B) \nabla \exists T \vec{n}\vec{x}. (\uparrow (pp \wedge B) \wedge \text{wait}(\text{inv}, T, \{d \Rightarrow (\uparrow (\text{inv} \wedge \text{bound}(B)) \wedge Q)[\vec{x} := \vec{n}\vec{x}]\})))}$$

This rule includes three cases via disjunction: (1) If the boundary is violated at the beginning, then the ODE terminates at once and satisfies the specification of  $c$ . (2) The second case is when the condition  $pp$  does not hold. Although we do not desire this situation to arise, it must be included to ensure the correctness of the specification. We expect  $\neg pp$  to conflict with other conditions in the subsequent verification and counteract this case, indicating that this case will not happen. (3) The last case states that it will stop at some state satisfying both the invariant and the boundary of  $B$ . (During implementation, we will introduce new variables  $T$  and  $\vec{n}\vec{x}$  to avoid Existential quantifier.)

The inference rules for interrupt command can be seen as the combination of rules for ODE, input, and output. We put them in Appendix B for page limitation. Below we give an example to illustrate how to generate the specifications of sequential HCSP processes by applying these rules.

*Example 1.* This example illustrates handling of delay and communication events.

$$c \triangleq ch_2?x; \text{wait } 1; ch_1!x$$

The specification of  $c$  is generated by the following steps:

- 1 :  $\text{spec\_of}(ch_1!x, \text{wait\_outv}(\text{id}, ch, x, \{d1 \Rightarrow \text{init}\}))$
- 2 :  $\text{spec\_of}(\text{wait}(1); ch_1!x, \text{wait}(\text{id}, 1, \{d2 \Rightarrow \text{wait\_outv}(\text{id}, ch_1, x, \{d1 \Rightarrow \text{init}\})\}))$
- 3 :  $\text{spec\_of}(ch_2?x; \text{wait}(1); ch_1!x, \text{wait\_in}(\text{id}, ch_2, \{d3, v3 \Rightarrow \text{wait}(\text{id}, 1, \{d2 \Rightarrow \text{wait\_outv}(\text{id}, ch_1, x, \{d1 \Rightarrow \text{init}\})\})[x := v3]\}))$
- 4 :  $\text{spec\_of}(ch_2?x; \text{wait}(1); ch_1!x, \text{wait\_in}(\text{id}, ch_2, \{d3, v3 \Rightarrow \text{wait}(\text{id}[x := v3], 1, \{d2 \Rightarrow \text{wait\_outv}(\text{id}[x := v3], ch_1, v3, \{d1 \Rightarrow \text{init}\})\}))\}))$

At Step 4, we obtain the final specification of  $c$ , which can be understood as follows: Starting from state  $s_0$ , first waits for input along channel  $ch_2$ , after receiving input value  $v3$  at time  $d3$ , then waits for time 1 with state  $s_0[x := v3]$ , then waits for output along channel  $ch_1$  with state  $s_0[x := v3]$ , that occurs at time  $d1$ . The output value is  $v3$ , and the final state after output is  $s_0[x := v3]$ .

## 5 Inference Rules for Parallel HCSP

In this section, we introduce the inference rules for constructing assertions of parallel processes by synchronization. In order to handle parallel processes, we define operator  $\text{sync}(chs, P_1, P_2)$  denoting the synchronization if given two assertions  $P_1$  and  $P_2$  for two processes and the set of common channels  $chs$  through which communications occur between them:

$$(s_0, s, tr) \models \text{sync}(chs, P_1, P_2) \text{ iff } \exists s_{01} s_{02} s_1 s_2 tr_1 tr_2. s_0 = s_{01} \uplus s_{02} \wedge s = s_1 \uplus s_2 \wedge (s_{01}, s_1, tr_1) \models P_1 \wedge (s_{02}, s_2, tr_2) \models P_2 \wedge tr_1 \parallel_{chs} tr_2 \Downarrow tr$$

By the above definition of  $\text{sync}$ , we can easily obtain the following conclusion:

$$\frac{\text{spec\_of}(c_1, P_1) \quad \text{spec\_of}(c_2, P_2)}{\text{spec\_of}(c_1 \parallel_{chs} c_2, \text{sync}(chs, P_1, P_2))}$$

However, we can't intuitively derive valid information from the definition of this operator. Our objective is to find an assertion  $Q$  within our assertion language that can replace  $\text{sync}(chs, P_1, P_2)$ , ensuring that  $Q$  is logically implied by  $\text{sync}(chs, P_1, P_2)$  and thus satisfies the above specification. We conclude this motivation to reach the following inference rule for parallel composition:

$$\frac{\text{spec\_of}(c_1, P_1) \quad \text{spec\_of}(c_2, P_2) \quad \forall s_0. \text{sync}(chs, P_1, P_2)(s_0) \Longrightarrow_a Q(s_0)}{\text{spec\_of}(c_1 \parallel_{chs} c_2, Q)}$$

We hope that  $Q$  reserves the whole behaviour of parallel process to facilitate verification of the system in subsequent steps. For example, the trivial true is always satisfactory, but we can't get any valid information from it. Thus, our proof system contains a set of inference rules for reasoning about the parallel synchronization of assertions in the form of  $\text{sync}(chs, P, Q)(s_0) \Longrightarrow_a Q(s_0)$ .

By repeatedly using synchronization rules (as well as monotonicity rules and other entailments among assertions), we can gradually reduce an assertion headed by  $\text{sync}$  into one without  $\text{sync}$  operators. For page limit, we select a representative case to illustrate the synchronization rules. The following rule states that, when the channels of two sides match, the communication occurs immediately, determining the time variable  $d$  with 0 and the value variable  $v$  with  $e(s_0)$ , and then the procedure of synchronization continues to the tail assertions  $P_1$  and  $P_2$ .

$$\frac{ch_1 \in chs \quad ch_2 \in chs \quad ch_1 = ch_2}{\text{sync}(chs, \text{wait\_in}(I_1, ch_1, \{d, v \Rightarrow P_1\}), \text{wait\_outv}(I_2, ch_2, e, \{d \Rightarrow P_2\}))(s_0) \Longrightarrow_a \text{sync}(chs, P_1|_{d=0, v=s_0(e)}, P_2|_{d=0})(s_0)} \text{InOut1}$$

We present other rules in Appendix C and explain their intuitive meanings. The soundness of these rules have been formally proven by combining the definition of operator sync and the trace synchronization relation as introduced in Sect. 2.

*Example 2.* This example demonstrates the handling of communication synchronization and loop. It repeatedly sends the same value  $x$  from the left to the right, with  $z$  received on the right, and then sends  $z + 1$  back from the right to the left.

$$c_1 \triangleq (ch_1!x; ch_2?y)^* \quad c_2 \triangleq (ch_1?z; ch_2!(z+1))^*$$

By applying the rules for input, output, sequential composition and repetition, we can derive  $\text{spec\_of}(c_1, P_1)$  and  $\text{spec\_of}(c_2, P_2)$  with

$$\begin{aligned} P_1 &\triangleq \text{Rec } R_1. \text{init}\bar{v}\text{wait\_outv}(\text{id}, ch_1, x, \{d_1 \Rightarrow \\ &\quad \text{wait\_in}(\text{id}, ch_2, \{d_2, v_2 \Rightarrow R_1[x := v_2]\})\}) \\ P_2 &\triangleq \text{Rec } R_2. \text{init}\bar{v}\text{wait\_in}(\text{id}, ch_1, \{d_1, v_1 \Rightarrow \\ &\quad \text{wait\_outv}(\text{id}[z := v_1], ch_2, v_1 + 1, \{d_2 \Rightarrow R_2[z := v_1]\})\}) \end{aligned}$$

According to the rule for synchronization of two recursion assertions, we can derive

$$\text{sync}(\{ch_1, ch_2\}, P_1, P_2)(s_0) \Longrightarrow_a \text{Rec } R. \text{init}\bar{v}R[z := s_0(x)][y := s_0(x) + 1](s_0)$$

As indicated by the final specification, the internal communications over the common channel set  $\{ch_1, ch_2\}$  are hidden and unobservable. The effect of the parallel composition of  $c_1$  and  $c_2$  is to repeatedly assign  $z$  the value of  $x$  and assign  $y$  the value of  $x + 1$  to their joint state  $s_0$ , iterated any number of times.

## 6 Property Verification

Till now, we have introduced the inference rules of generating the assertion  $Q$  satisfying  $\text{spec\_of}(pc, Q)$ , for either sequential or parallel processes  $pc$ . As defined by the semantics of assertions in Sect. 3,  $Q$  captures the trace execution history of  $pc$  over time up to the termination of  $pc$ . However, it is not straightforward to discern from assertions  $Q$  what properties of variables the process  $pc$  have during the execution. In this section, we present how to verify properties of a process in a fixed form of  $(s, tr) \models \text{Post} \triangleq q_1(s) \wedge \text{trl}(tr, q_2)$  where  $s$  and  $tr$  represent the final state and trace at termination,  $q_1$  and  $q_2$  are boolean expressions on state, and

$$\text{trl}(tr, q) \triangleq \forall i. \text{tr}[i] = \langle d, \vec{p}, rdy \rangle \longrightarrow (\forall t \in [0, d]. q(\vec{p}(t)))$$

Intuitively speaking,  $\text{Post}$  holds for final state  $s$  and trace  $tr$ , iff  $q_1$  holds for the final state  $s$ , and  $q_2$  holds for each continuous state in  $tr$ , i.e. it holds almost everywhere during the whole execution of  $pc$  (except for some discrete events). In the following, we will call  $q_1$  and  $q_2$  postcondition and trace invariant respectively. Together with the definition of specification, we conclude the following inference rule:

$$\frac{\forall s_0 s tr. p(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow (s, tr) \models \text{Post} \quad \text{spec\_of}(pc, Q)}{\{Pre\} pc \{Post\}}$$

where  $(s, tr) \models \text{Pre} \triangleq p(s) \wedge tr = \epsilon$  which represents that the process  $pc$  starts from an initial state satisfying precondition  $p$  and an empty trace. Next, we present

how to derive the first antecedent of the above rule for different forms of assertions. We only consider closed processes  $pc$  for which all communications are internal, thus no communications are contained in  $Q$  any more as all internal communications are reduced during synchronization, as shown in rule InOut1.

For init assertion, we have :

$$\frac{\forall s. p(s) \longrightarrow q_1(s)}{p(s_0) \longrightarrow (s_0, s, tr) \models \text{init} \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2)}$$

since  $\text{init}(s_0, s, tr)$  implies  $s = s_0$  and  $tr = \epsilon$ .

For wait assertion, we have

$$\frac{\begin{array}{l} p(s_0) \wedge s_0(e) > 0 \wedge t \geq 0 \wedge t \leq s_0(e) \longrightarrow (s_0, t, s) \models I \longrightarrow q_2(s) \\ p(s_0) \wedge s_0(e) > 0 \longrightarrow (s_0, s, tr) \models P|_{d=s_0(e)} \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2) \\ p(s_0) \wedge s_0(e) \leq 0 \longrightarrow (s_0, s, tr) \models P|_{d=0} \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2) \end{array}}{p(s_0) \longrightarrow (s_0, s, tr) \models \text{wait}(I, e, \{d \Rightarrow P\}) \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2)}$$

where the wait time is evaluated (either positive or not) to determine the remaining part and check the trace invariant from the path condition.

We introduce other rules in Appendix D and demonstrate the usage of these rules by the following example involving delay and loop.

*Example 3.*

$$c \triangleq (\text{wait } 1; x := x + 1)^*$$

For process  $c$ , it's easy to find that if the initial state  $s_0$  satisfies  $x = 1$ , then  $x > 0$  will hold for the final state at termination and also for each continuous state during the execution. This property can be described in Hoare triples as:

$$\{p(s) \wedge tr = \epsilon\} c \{q_1(s) \wedge \text{trl}(tr, q_2)\}$$

where we define  $p \triangleq x = 1$ ,  $q_1 \triangleq x > 0$  and  $q_2 \triangleq x > 0$ . To prove this triple, we apply the main inference rule resulting in two premises.

$$\text{spec\_of}(c, \text{Rec } R. \text{init} \bar{\vee} \text{wait}(\text{id}, 1, \{d \Rightarrow R[x := x + 1]\}))$$

which can be derived by the sequential inference rules in Sect. 4, and

$$p(s_0) \longrightarrow (s_0, s, tr) \models (\text{Rec } R. \text{init} \bar{\vee} \text{wait}(\text{id}, 1, \{d \Rightarrow R[x := x + 1]\})) \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2)$$

which can be derived by rules in this section according to the structures of assertions by providing the loop invariant  $loop \triangleq x > 0$ . The detailed proof is shown in Appendix D.

## 7 Implementation and Case Study

In this section, we present the implementation of HHLPar and demonstrate its application through a case study. We formalize the underlying logic and establish its soundness using Isabelle/HOL, thereby ensuring the correctness of the proof system. In addition to providing a correctness guarantee for the HHL logic, the Isabelle implementation also enables the interactive verification of HCSP by applying the appropriate inference rules. HHLPar is built on this logic and aims to enhance the automation of proof procedures.

### 7.1 HHLPar in Python

We introduce HHLPar from two aspects: the overall structure, and the main implementation issues in Python.

**HHLPar in a Nutshell** The architecture of the HHLPar tool is illustrated in Fig. 1. The tool takes as input  $Pre$  containing a precondition, a HCSP process  $pc$  to be verified and  $Post$  containing a postcondition and a trace invariant, as well as additional invariants for ODEs and loops, if they are present. The verification process is carried out through three main steps: Sequential Generation, Parallel Synchronization, and Property Verification. The first step processes the sequential components of  $pc$  and generates their assertions, and then the second step generates the assertion of  $pc$  through synchronization of sequential ones. After these two steps, an assertion  $Q$  satisfying  $\text{spec\_of}(pc, Q)$  will be obtained. The last step verifies whether postcondition and trace invariant hold for given precondition, with a result returned.

**Implementation in Python** HHLPar implement the following three functionalities correspond to the three steps in the structure.

*Sequential Generation* We implemented the function for generating assertions of sequential HCSP satisfying the specification. When dealing with ODEs, this function invokes Wolfram Engine to compute solutions in symbolic form and compute the maximum waiting time based on constraint. For the sake of expressiveness and convenience, we choose to create a fresh time variable representing the length of this duration and record the constraints of this time variable in a boolean expression. For example,  $\langle \dot{x} = 1 \wedge x < 5 \rangle$  corresponds to  $\uparrow (t_1 = 5 - x) \bar{\wedge} \text{wait}(x \mapsto x + t, t_1, \{d \Rightarrow \text{init}[x := x + d]\})$ .

*Parallel Synchronization* We implemented the synchronization function which accepting two assertions and the communication channel set and producing the parallel assertion. Note that variables in different processes are independent and cannot be shared in HCSP. Consequently, when same variable names occur in parallel processes and subsequently in their specifications, we consider them different. Therefore, before synchronization of assertions, we assign process names to different parallel processes and their corresponding assertions in the implementation.

*Property Verification* We implemented the verifying function which takes three boolean expressions representing the precondition on initial state  $s_0$ , the postcondition on final state  $s$  and trace invariant on trace  $tr$  separately, and an assertion (the result of the previous step) as inputs. When applying the rules, the expression on initial state  $s_0$  will be constantly updated. When the assertion is a recursion, we need to prove that the loop invariant maintains is maintained over each loop iteration. This function will invoke Wolfram Engine to check all the logical formulas in premises. If all of them are valid, the algorithm will stop successfully, indicating that this property is indeed satisfied with respect to the assertion and precondition, and in consequence it holds for the process being verified with the given Hoare triples.

## 7.2 Case Study

We experimented with a series of examples to test HHLPar across various situations. In this section, we illustrate its ability to handle simple branches in bulk through one case study, demonstrating how HHLPar can effectively verify processes with ODEs, interrupts, communications, repetition and parallel composition involved.

The simplified case study on a cruise control system (CCS) is taken from [23], for which the verification was performed via interactive theorem proving. Compared to [24], we have implemented the algorithm from assertions to prove final properties of the process, and the whole procedure of verification is automated. The model of the CCS comprises two parts: a controller (Control) and a physical plant (Plant). The Plant process models the vehicle's movement, continuously evolving along a given ODE. The evolution is periodically interrupted by the transmission of velocity  $v$  and position  $p$  to the Control, followed by the reception of updated acceleration  $a$ .

$$Plant \triangleq ch1?v; ch2!p; (ch3?a; (\dot{p} = v, \dot{v} = a \& true \propto skip) \triangleright \llbracket [ch1!v \rightarrow ch2!p] \rrbracket)^*$$

The Control process computes and sends the appropriate vehicle acceleration, determined by the received velocity and position, with respect to a period  $T$ .

$$\begin{aligned} Control \triangleq & ch1?v; ch2?p; (pp := p + v \cdot T + \frac{1}{2} \cdot da \cdot T^2; vv := v + da \cdot T; \\ & \text{if } 2 \cdot am \cdot (op - pp) \geq vm^2 \text{ then } vlm := vm^2 \text{ else} \\ & \quad \text{if } op - pp > 0 \text{ then } vlm := 2 \cdot am \cdot (op - pp) \text{ else } vlm := 0); \\ & \text{if } vv \leq 0 \parallel vv^2 \leq vlm \text{ then } a := da \text{ else } (pp := p + v \cdot T; \\ & \quad \text{if } 2 \cdot am \cdot (op - pp) \geq vm^2 \text{ then } vlm := vm^2 \text{ else} \\ & \quad \quad \text{if } op - pp > 0 \text{ then } vlm := 2 \cdot am \cdot (op - pp) \text{ else } vlm := 0); \\ & \quad \text{if } v \leq 0 \parallel v^2 \leq vlm \text{ then } a := 0 \text{ else } a := -am)); \\ & ch3!a; \text{wait } T; ch1?v; ch2?p)^* \end{aligned}$$

where constants  $T$ ,  $op$ ,  $ad$ ,  $am$  represent the time period, the position of obstacle, the fixed acceleration during speeding up and deceleration separately, and the variable  $vlm$  is the upper limit of velocity based on the concept of Maximum Protection Curve.

In this case, the parallel process  $Plant \parallel_{ch1, ch2, ch3} Control$  is provided to the tool HHLPar. The tool automatically gives  $Plant$  (and  $Control$ ) and all the variables appearing in them a prefix name  $A$  (and  $B$ ) and the loop invariant  $inv$  are provided below:

$$\begin{aligned} & BT > 0 \wedge Bam > 0 \wedge Bda > 0 \wedge Bvm > 0 \wedge Ap \leq Bop \wedge Av = Bv \wedge Ap = Bp \\ & \quad \wedge ((2 \cdot Bam \cdot (Bop - Ap) \geq Bvm^2 \wedge Av \leq Bvm) \vee \\ & \quad (2 \cdot Bam \cdot (Bop - Ap) < Bvm^2 \wedge (Av \leq 0 \vee Av^2 \leq 2 \cdot Bam \cdot (Bop - Ap)))) \end{aligned}$$

under the following provided precondition, denoted by  $Init$ :

$$\begin{aligned} & BT > 0 \wedge Bam > 0 \wedge Bda > 0 \wedge Bvm > 0 \wedge Ap \leq Bop \\ & \quad \wedge ((2 \cdot Bam \cdot (Bop - Ap) \geq Bvm^2 \wedge Av \leq Bvm) \vee \\ & \quad (2 \cdot Bam \cdot (Bop - Ap) < Bvm^2 \wedge (Av \leq 0 \vee Av^2 \leq 2 \cdot Bam \cdot (Bop - Ap)))) \end{aligned}$$

indicating the requirements on constants and that the initial position does not exceed the obstacle and the initial velocity is within the MPC, and  $Ap \leq Bop$  provided as both the postcondition and trace invariant, denoted by  $Safe$ , HHLPar finally returns "pass". This indicates that the following specification is proved:

$$\{Init(s) \wedge tr = \epsilon\} Plant \parallel_{ch1, ch2, ch3} Control \{Safe(s) \wedge \text{trl}(tr, Safe)\}$$

## 8 Conclusion

We presented HHLPar, an automated theorem prover for verifying parallel HCSP processes, which cover basic ingredients of hybrid and cyber-physical systems including discrete control, continuous dynamics, communication, interrupts and parallel composition. HHLPar implements a Hybrid Hoare Logic, that is composed of a set of inference rules for reasoning about sequential HCSP processes and a set of inference rules for reasoning about parallel HCSP processes, with the help of specialized assertions and their



synchronization. HHLPar provides both guarantee to soundness from the formalization of the logic in Isabelle/HOL and automation via symbolically decomposing and executing HCSP processes according to the logic and the integration with external solvers to handle differential equations and real arithmetic properties. In the future, we will consider to develop more efficient rules for reasoning about ODEs and loops in HHLPar and also apply HHLPar to a wider range of practical case studies.

## References

1. R. Alur, C. Courcoubetis, T. A. Henzinger, and P.-H. Ho. Hybrid automata: An algorithmic approach to the specification and verification of hybrid systems. In *Hybrid Systems'92, LNCS 736*, pages 209–229. Springer, 1993.
2. R. Bohrer, V. Rahli, I. Vukotic, M. Völöp, and A. Platzer. Formally verified differential dynamic logic. In *Proceedings of the 6th ACM SIGPLAN Conference on Certified Programs and Proofs*, pages 208–221, 2017.
3. Rose Bohrer, Vincent Rahli, Ivana Vukotic, Marcus Völöp, and André Platzer. Formally verified differential dynamic logic. In *Proceedings of the 6th ACM SIGPLAN Conference on Certified Programs and Proofs, CPP 2017, Paris, France, January 16-17, 2017*, pages 208–221. ACM, 2017.
4. Simon Foster, Jonathan Julián Huerta y Munive, Mario Gleirscher, and Georg Struth. Hybrid systems verification with isabelle/hol: Simpler syntax, better models, faster proofs. In *Formal Methods - 24th International Symposium, FM 2021, Virtual Event, November 20-26, 2021, Proceedings*, volume 13047 of *Lecture Notes in Computer Science*, pages 367–386. Springer, 2021.
5. G. Frehse. Phaver: algorithmic verification of hybrid systems past hytech. *Int. J. Softw. Tools Technol. Transf.*, 10(3):263–279, 2008.
6. G. Frehse, C. Le Guernic, A. Donzé, S. Cotton, R. Ray, O. Lebeltel, R. Ripado, A. Girard, T. Dang, and O. Maler. Spaceex: Scalable verification of hybrid systems. In *Computer Aided Verification: 23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011. Proceedings 23*, pages 379–395. Springer, 2011.
7. N. Fulton, S. Mitsch, J.-D. Quesel, M. Völöp, and A. Platzer. Keymaera X: an axiomatic tactical theorem prover for hybrid systems. In *CADE-25*, volume 9195 of *LNCS*, pages 527–538. Springer, 2015.
8. J. He. From CSP to hybrid systems. In *A classical mind*, pages 171–189. Prentice Hall International (UK) Ltd., 1994.
9. C. A. R. Hoare. *Communicating Sequential Processes*. Prentice-Hall, 1985.
10. J. Liu, J. Lv, Z. Quan, N. Zhan, H. Zhao, C. Zhou, and L. Zou. A calculus for hybrid CSP. In *APLAS 2010, LNCS 6461*, pages 1–15. Springer, 2010.
11. J. Liu, N. Zhan, and H. Zhao. Computing semi-algebraic invariants for polynomial dynamical systems. In *EMSOFT'11*, pages 97–106. ACM, 2011.
12. A. Platzer. Differential dynamic logic for hybrid systems. *J. Autom. Reason.*, 41(2):143–189, 2008.
13. A. Platzer. *Logical Analysis of Hybrid Systems*. Springer, 2010.
14. A. Platzer. A complete uniform substitution calculus for differential dynamic logic. *Journal of Automated Reasoning*, 59(2):219–265, 2017.
15. A. Platzer. *Logical Foundations of Cyber-Physical Systems*. Springer, 2018.
16. A. Platzer and E. M. Clarke. Computing differential invariants of hybrid systems as fixed-points. In *CAV'08, LNCS 5123*, pages 176–189, 2008.

17. A. Platzer and J.-D. Quesel. Keymaera: A hybrid theorem prover for hybrid systems (system description). In *IJCAR 2008*, volume 5195 of *LNCS*, pages 171–178. Springer, 2008.
18. A. Platzer and Y. K. Tan. Differential equation invariance axiomatization. *J. ACM*, 67(1):6:1–6:66, 2020.
19. S. Ratschan and Z. She. Safety verification of hybrid systems by constraint propagation-based abstraction refinement. *ACM Trans. Embed. Comput. Syst.*, 6(1):8, 2007.
20. H. Sheng, A. Bentkamp, and B. Zhan. HHLPy: Practical verification of hybrid systems using hoare logic. In *FM 2023*, volume 14000 of *Lecture Notes in Computer Science*, pages 160–178. Springer, 2023.
21. S. Wang, N. Zhan, and D. Guelev. An assume/guarantee based compositional calculus for hybrid CSP. In *TAMC’12, LNCS 7287*, pages 72–83. Springer, 2012.
22. S. Wang, N. Zhan, and L. Zou. An improved HHL prover: An interactive theorem prover for hybrid systems. In *ICFEM’15, LNCS 9407*, pages 382–399, 2015.
23. X. Xu, S. Wang, B. Zhan, X. Jin, J.-P. Talpin, and N. Zhan. Unified graphical co-modeling, analysis and verification of cyber-physical systems by combining AADL and simulink/stateflow. *Theor. Comput. Sci.*, 903:1–25, 2022.
24. Xiong Xu, Shuling Wang, Zekun Ji, Qiang Gao, Xiangyu Jin, Bohua Zhan, and Naijun Zhan. *Case Study: Modeling, Simulation, Verification, and Code Generation of an Automatic Cruise Control System*, pages 226–246. Springer Nature Switzerland, Cham, 2024.
25. Jonathan Julián Huerta y Munive, Simon Foster, Mario Gleirscher, Georg Struth, Christian Pardillo Laursen, and Thomas Hickman. Isavodes: Interactive verification of cyber-physical systems at scale. *J. Autom. Reason.*, 68(4):21, 2024.
26. N. Zhan, X. Jin, B. Zhan, S. Wang, and D. P. Guelev. A generalized hybrid hoare logic. *CoRR*, abs/2303.15020, 2023.
27. C. Zhou, J. Wang, and A. P. Ravn. A formal description of hybrid systems. In *Hybrid systems, LNCS 1066*, pages 511–530. Springer, 1996.

## A Trace-based HHL

### A.1 Trace Synchronization

The full definition of trace synchronization function is defined as following:

$$\begin{array}{c}
\frac{ch \in cs \quad tr_1 \parallel_{cs} tr_2 \Downarrow tr}{\langle ch!, v \rangle \wedge tr_1 \parallel_{cs} \langle ch?, v \rangle \wedge tr_2 \Downarrow \langle ch, v \rangle \wedge tr} \text{SyncIO} \\
\frac{ch \notin cs \quad tr_1 \parallel_{cs} tr_2 \Downarrow tr}{\langle ch\triangleright, v \rangle \wedge tr_1 \parallel_{cs} tr_2 \Downarrow \langle ch\triangleright, v \rangle \wedge tr} \text{NoSyncIO} \quad \frac{ch \in cs}{\langle ch\triangleright, v \rangle \wedge tr_1 \parallel_{cs} \epsilon \Downarrow \delta} \text{SyncEmpty1} \\
\frac{tr_1 \parallel_{cs} \epsilon \Downarrow tr}{\langle d, \vec{p}_1, rdy_1 \rangle \wedge tr_1 \parallel_{cs} \epsilon \Downarrow \delta} \text{SyncEmpty2} \quad \frac{}{\epsilon \parallel_{cs} \epsilon \Downarrow \epsilon} \text{SyncEmpty3} \\
\frac{tr_1 \parallel_{cs} tr_2 \Downarrow tr \quad \text{compat}(rdy_1, rdy_2) \quad d > 0}{\langle d, \vec{p}_1, rdy_1 \rangle \wedge tr_1 \parallel_{cs} \langle d, \vec{p}_2, rdy_2 \rangle \wedge tr_2 \Downarrow \langle d, \vec{p}_1 \uplus \vec{p}_2, (rdy_1 \cup rdy_2) - cs \rangle \wedge tr} \text{SyncWait1} \\
\frac{d_1 > d_2 > 0 \quad \text{compat}(rdy_1, rdy_2)}{\langle d_1 - d_2, \vec{p}_1(\cdot + d_2), rdy_1 \rangle \wedge tr_1 \parallel_{cs} tr_2 \Downarrow tr} \text{SyncWait2} \\
\frac{}{\langle d_1, \vec{p}_1, rdy_1 \rangle \wedge tr_1 \parallel_{cs} \langle d_2, \vec{p}_2, rdy_2 \rangle \wedge tr_2 \Downarrow \langle d_2, \vec{p}_1 \uplus \vec{p}_2, (rdy_1 \cup rdy_2) - cs \rangle \wedge tr}
\end{array}$$

### A.2 Big-step Semantics

The full big-step semantics of HCSP process is defined by the following rules:

$$\begin{array}{c}
\frac{}{(skip, s) \Rightarrow (s, \epsilon)} \text{SkipB} \quad \frac{}{(x := e, s) \Rightarrow (s[x \mapsto e], \epsilon)} \text{AssignB} \\
\frac{}{(ch!e, s) \Rightarrow (s, \langle ch!, s(e) \rangle)} \text{OutB1} \quad \frac{}{(ch!e, s) \Rightarrow (s, \langle d, I_s, \{ch!\} \rangle \wedge \langle ch!, s(e) \rangle)} \text{OutB2} \\
\frac{}{(ch?x, s) \Rightarrow (s[x \mapsto v], \langle ch?, v \rangle)} \text{InB1} \quad \frac{}{(ch?x, s) \Rightarrow (s[x \mapsto v], \langle d, I_s, \{ch?\} \rangle \wedge \langle ch?, v \rangle)} \text{InB2} \\
\frac{}{(c^*, s) \Rightarrow (s, \epsilon)} \text{RepB1} \quad \frac{(c, s) \Rightarrow (s_1, tr_1) \quad (c^*, s_1) \Rightarrow (s_2, tr_2)}{(c^*, s) \Rightarrow (s_2, tr_1 \wedge tr_2)} \text{RepB2} \\
\frac{}{(waite, s) \Rightarrow (s, \langle s(e), I_s, \{\} \rangle)} \text{WaitB} \quad \frac{(c, s_1) \Rightarrow (s_2, tr_1) \quad (c_2, s_2) \Rightarrow (s_3, tr_2)}{(c_1; c_2, s_1) \Rightarrow (s_3, tr_1 \wedge tr_2)} \text{SeqB}
\end{array}$$

$$\begin{array}{c}
\frac{s_1(B) \quad (c_1, s_1) \Rightarrow (s_2, tr)}{(\text{if } B \text{ then } c_1 \text{ else } c_2, s_1) \Rightarrow (s_2, tr)} \text{CondB1} \quad \frac{(c_1, s_1) \Rightarrow (s_2, tr)}{(c_1 \sqcup c_2, s_1) \Rightarrow (s_2, tr)} \text{IChoiceB1} \\
\frac{\neg s_1(B) \quad (c_2, s_1) \Rightarrow (s_2, tr)}{(\text{if } B \text{ then } c_1 \text{ else } c_2, s_1) \Rightarrow (s_2, tr)} \text{CondB2} \quad \frac{(c_2, s_1) \Rightarrow (s_2, tr)}{(c_1 \sqcup c_2, s_1) \Rightarrow (s_2, tr)} \text{IChoiceB2} \\
\\
\frac{\neg B(s)}{(\langle \vec{x} = \vec{e} \& B \rangle, s) \Rightarrow (s, \epsilon)} \text{ContB1} \\
\\
\frac{\begin{array}{c} \vec{p} \text{ is a solution of the ODE } \vec{x} = \vec{e} \\ \vec{p}(0) = s(\vec{x}) \quad \forall t \in [0, d]. s[\vec{x} \mapsto \vec{p}(t)](B) \quad \neg s[\vec{x} \mapsto \vec{p}(d)](B) \end{array}}{(\langle \vec{x} = \vec{e} \& B \rangle, s) \Rightarrow (s[\vec{x} \mapsto \vec{p}(d)], \langle d, \vec{p}, \{\} \rangle)} \text{ContB2} \\
\\
\frac{i \in L \quad ch_i * = ch!e \quad (c_i, s_1) \Rightarrow (s_2, tr)}{(\langle \vec{x} = \vec{e} \& B \propto c \rangle \triangleright \llbracket_{i \in L} (ch_i * \rightarrow c_i), s_1 \rrbracket \Rightarrow (s_2, \langle ch!, s_1(e) \rangle \wedge tr))} \text{IntB1} \\
\\
\frac{\begin{array}{c} \vec{p} \text{ is a solution of the ODE } \vec{x} = \vec{e} \quad \vec{p}(0) = s_1(\vec{x}) \\ \forall t \in [0, d]. s_1[\vec{x} \mapsto \vec{p}(t)](B) \end{array}}{i \in L \quad ch_i * = ch!e \quad (c_i, s_1[\vec{x} \mapsto \vec{p}(d)]) \Rightarrow (s_2, tr)} \text{IntB2} \\
\\
\frac{\begin{array}{c} (\langle \vec{x} = \vec{e} \& B \propto c \rangle \triangleright \llbracket_{i \in L} (ch_i * \rightarrow c_i), s_1 \rrbracket \Rightarrow \\ (s_2, \langle d, \vec{p}, rdy(\cup_{i \in L} ch_i *) \rangle \wedge \langle ch!, s_1[\vec{x} \mapsto \vec{p}(d)](e) \rangle \wedge tr) \end{array}}{i \in L \quad ch_i * = ch?y \quad (c_i, s_1[y \mapsto v]) \Rightarrow (s_2, tr)} \text{IntB3} \\
\\
\frac{\begin{array}{c} \vec{p} \text{ is a solution of the ODE } \vec{x} = \vec{e} \quad \vec{p}(0) = s_1(\vec{x}) \\ \forall t \in [0, d]. s_1[\vec{x} \mapsto \vec{p}(t)](B) \end{array}}{i \in L \quad ch_i * = ch?y \quad (c_i, s_1[\vec{x} \mapsto \vec{p}(d), y \mapsto v]) \Rightarrow (s_2, tr)} \text{IntB4} \\
\\
\frac{\neg s(B) \quad (c, s_1) \Rightarrow (s_2, tr)}{(\langle \vec{x} = \vec{e} \& B \propto c \rangle \triangleright \llbracket_{i \in L} (ch_i * \rightarrow c_i), s_1 \rrbracket \Rightarrow (s_2, tr))} \text{IntB5} \\
\\
\frac{\begin{array}{c} \vec{p} \text{ is a solution of the ODE } \vec{x} = \vec{e} \quad \vec{p}(0) = s_1(\vec{x}) \\ \forall t \in [0, d]. s_1[\vec{x} \mapsto \vec{p}(t)](B) \quad \neg s_1[\vec{x} \mapsto \vec{p}(d)](B) \end{array}}{(c, s_1[\vec{x} \mapsto \vec{p}(d)]) \Rightarrow (s_2, tr)} \text{IntB6} \\
\\
\frac{(c_1, s_1) \Rightarrow (s'_1, tr_1) \quad (c_2, s_2) \Rightarrow (s'_2, tr_2) \quad tr_1 \parallel_{cs} tr_2 \Downarrow tr}{(c_1 \parallel_{cs} c_2, s_1 \uplus s_2) \Rightarrow (s'_1 \uplus s'_2, tr)} \text{ParB}
\end{array}$$

## B Complement Sequential Rules

### B.1

In this section, we first explain the rules for interrupt command with explicit solution in detail.

Given an interrupt command  $\langle \vec{x} = \vec{e} \& B \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i) \rrbracket$ , where we use  $es$  to denote the list of communications in the form  $(ch?x \rightarrow c_i)$  or  $(ch!e \rightarrow c_i)$ , and  $f$  is a solution to  $\vec{x} = \vec{e}$ , the branches of assertions corresponding to the communication list is computed by  $\text{rel\_cm}(es, c, f)$ , if for each  $es[i] = (ch?y \rightarrow c_i)$ , we have  $\text{spec\_of}(c_i; c, Q_i)$  then

$$\text{rel\_cm}(es, c, f)[i] = \langle ch?, \{d, v \Rightarrow Q_i[y := v][\vec{x} := f(s_0(\vec{x}), d)]\} \rangle$$

and for each  $es[i] = (ch!e \rightarrow c_i)$ , we have  $\text{spec\_of}(c_i; c, Q_i)$  then

$$\text{rel\_cm}(es, c, f)[i] = \langle ch!, \{d \Rightarrow e(p(s_0, d))\}, \{d \Rightarrow Q_i[\vec{x} := f(s_0(\vec{x}), d)]\} \rangle$$

Then the inference rule for interrupt is:

$$\frac{\begin{array}{c} \text{paramODEsol}(\vec{x} = \vec{e}, B, f, e) \quad \text{lipschitz}(\vec{x} = \vec{e}) \\ \text{spec\_of}(c'; c, P) \quad \forall i \in L, \text{spec\_of}(c_i; c, Q_i) \end{array}}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i) \rrbracket; c, \text{interrupt}(\vec{x} \mapsto f(\vec{x}, t), e, \{d \Rightarrow P[\vec{x} := f(s_0(\vec{x}), d)]\}, \text{rel\_cm}(es, c, f)))}$$

The meaning of this rule is as follows: the specification of the interrupt first evolves along the path  $p(t) = s_0[\vec{x} \mapsto f(s_0(\vec{x}), t)]$ , and one of the following three situations occurs:

- If the evolution is interrupted by an input communication  $(ch?x \rightarrow c_i)$  at time  $d$  and with value  $v$ , then update the state to  $s_0[\vec{x} \mapsto f(s_0(\vec{x}), d)][x \mapsto v]$ , followed by the behavior of  $c_i; c$  as specified by  $Q_i$ .
- If the evolution is interrupted by an output communication  $(ch!e \rightarrow c_i)$  at time  $d$  and with value  $v = e(s_0[\vec{x} \mapsto f(s_0(\vec{x}), d)])$ , and then update the state to  $s_0[\vec{x} \mapsto f(s_0(\vec{x}), d)]$ , followed by the behavior of  $c_i; c$  as specified by  $Q_i$ .
- If no interrupt occurs before time  $d = s_0(e)$ , then update the state to  $s_0[\vec{x} \mapsto f(s_0(\vec{x}), d)]$ , followed by the behavior of  $c'; c$  as specified by  $P$ .

The above assumes that the ODE with boundary condition has a solution of finite length for any starting state. Another important case is when the ODE has a solution of infinite length, in particular when the boundary condition is true. In this case, the appropriate assertion is  $\text{interrupt}_\infty$ . We first define predicate  $\text{paramODEsolInf}(\vec{x} = \vec{e}, f)$ , meaning that  $f$  is the (infinite length) solution to  $\vec{x} = \vec{e}$ , then the corresponding rule is:

$$\frac{\begin{array}{c} \text{paramODEsolInf}(\vec{x} = \vec{e}, \vec{p}) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \forall i \in L, \text{spec\_of}(c_i; c, Q_i) \end{array}}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& \text{true} \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i) \rrbracket; c, \text{interrupt}_\infty(\vec{x} \mapsto f(\vec{x}, t), \text{rel\_cm}(es, c, f)))}$$

Next, we introduce the rules for interrupt with differential invariants.

Similarly, we define the branches of assertions corresponding to the communication list, denoted by  $\text{relinv\_cm}(es, c, inv)$ , if for each  $es[i] = (ch?y \rightarrow c_i)$ , we have  $\text{spec\_of}(c_i; c, Q_i)$  then

$$\text{relinv\_cm}(es, c, inv)[i] = \langle ch?, \{d, v \Rightarrow (\uparrow inv \wedge Q_i[y := v])[\vec{x} := \vec{nx}_i]\} \rangle$$

and for each  $es[i] = (ch!e \rightarrow c_i)$ , we have  $\text{spec\_of}(c_i; c, Q_i)$  then

$$\text{relinv\_cm}(es, c, inv)[i] = \langle ch!, \{d \Rightarrow e(s_0[\vec{x} := \vec{nx}_i])\}, \{d \Rightarrow (\uparrow inv \wedge Q_i)[\vec{x} := \vec{nx}_i]\} \rangle$$

And then, we have the following rule:

$$\frac{\text{paramODEInv}(\vec{x} = \vec{e}, B, inv, pp) \quad \text{lipschitz}(\vec{x} = \vec{e})}{\text{spec\_of}(c'; c, P) \quad \forall i \in L, \text{spec\_of}(c_i; c, Q_i)} \\ \text{spec\_of}(\langle \vec{x} = \vec{e} \& B \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i * \rightarrow c_i); c, (\uparrow (\neg B) \wedge P) \bar{\vee} \uparrow (\neg pp \wedge B) \bar{\vee} \\ \exists T \vec{nx} \vec{nx}_i \in L. (\uparrow (pp \wedge B) \wedge \text{interrupt}(inv, T, \\ \{d \Rightarrow (\uparrow (inv \wedge \text{bound}(B)) \wedge P)[\vec{x} := \vec{nx}]\}, \text{relinv\_cm}(es, c, inv))) \rangle)$$

If the ODE in interrupt command has infinite length, we have:

$$\frac{\text{paramODEInv}(\vec{x} = \vec{e}, B, inv, pp) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \forall i \in L, \text{spec\_of}(c_i; c, Q_i)}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& \text{true} \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i * \rightarrow c_i); c, \uparrow (\neg pp) \bar{\vee} \\ \exists \vec{nx}_i \in L. (\uparrow pp \wedge \text{interrupt}_\infty(inv, \text{relinv\_cm}(es, c, inv))) \rangle)$$

## B.2

In this section we give the all the sequential rules without subsequent process.

$$\begin{array}{c}
\frac{}{\text{spec\_of}(x := e, \text{init}[x := e])} \\
\frac{\text{spec\_of}(c_1, P) \quad \text{spec\_of}(c_2, Q)}{\text{spec\_of}(\text{if } B \text{ then } c_1 \text{ else } c_2, (\uparrow (B) \bar{\wedge} P) \bar{\vee} (\uparrow (\neg B) \bar{\wedge} Q))} \\
\frac{}{\text{spec\_of}(ch?x, \text{wait\_in}(\text{id\_inv}, ch, \{d, v \Rightarrow \text{init}[x := v]\}))} \\
\frac{}{\text{spec\_of}(ch!e, \text{wait\_outv}(\text{id\_inv}, ch, e, \{d \Rightarrow \text{init}\}))} \\
\frac{}{\text{spec\_of}(\text{wait } e, \text{wait}(\text{id}, e, \{d \Rightarrow \text{init}\}))} \\
\frac{\text{paramODEsol}(\vec{x} = \vec{e}, B, f, e) \quad \text{lipschitz}(\vec{x} = \vec{e})}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \rangle, \text{wait}(\vec{x} \mapsto f(\vec{x}, t), e, \{d \Rightarrow \text{init}[\vec{x} := f(s_0(\vec{x}), d)]\}))} \\
\frac{\forall d Q. \text{spec\_of}(d, Q) \longrightarrow \text{spec\_of}(c; d, F(Q))}{\text{spec\_of}(c^*, \text{Rec } R. \text{init} \bar{\vee} F(R))} \\
\frac{\text{paramODEsol}(\vec{x} = \vec{e}, B, f, e) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \text{spec\_of}(c', P) \quad \forall i \in L. \text{spec\_of}(c_i, Q_i)}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i), \text{interrupt}(\vec{x} \mapsto f(\vec{x}, t), e, \{d \Rightarrow P[\vec{x} := f(s_0(\vec{x}), d)]\}], \text{rel\_cm}(es, \text{skip}, f))} \\
\frac{\text{paramODEsolInf}(\vec{x} = \vec{e}, f) \quad \text{lipschitz}(\vec{x} = \vec{e})}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& \text{true} \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i), \text{interrupt}_\infty(\vec{x} \mapsto f(\vec{x}, t), \text{rel\_cm}(es, \text{skip}, f))} \\
\frac{\text{paramODEInv}(\vec{x} = \vec{e}, B, \text{inv}, pp) \quad \text{lipschitz}(\vec{x} = \vec{e})}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \rangle; c, (\uparrow (\neg B) \bar{\wedge} \text{init}) \bar{\vee} \uparrow (\neg pp \wedge B) \bar{\vee} \exists T \vec{n} \vec{x}. (\uparrow (pp \wedge B) \bar{\wedge} \text{wait}(\text{inv}, T, \{d \Rightarrow (\uparrow (\text{inv} \wedge \text{bound}(B)) \bar{\wedge} \text{init})[\vec{x} := \vec{n} \vec{x}]\})))} \\
\frac{\text{paramODEInv}(\vec{x} = \vec{e}, B, \text{inv}, pp) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \text{spec\_of}(c', P) \quad \forall i \in L. \text{spec\_of}(c_i, Q_i)}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& B \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i), (\uparrow (\neg B) \bar{\wedge} P) \bar{\vee} \uparrow (\neg pp \wedge B) \bar{\vee} \exists T \vec{n} \vec{x} \vec{n} \vec{x}_{i \in L}. (\uparrow (pp \wedge B) \bar{\wedge} \text{interrupt}(\text{inv}, T, \{d \Rightarrow (\uparrow (\text{inv} \wedge \text{bound}(B)) \bar{\wedge} P)[\vec{x} := \vec{n} \vec{x}]\}], \text{relinv\_cm}(es, \text{skip}, \text{inv}))))} \\
\frac{\text{paramODEInv}(\vec{x} = \vec{e}, B, \text{inv}, pp) \quad \text{lipschitz}(\vec{x} = \vec{e}) \quad \forall i \in L. \text{spec\_of}(c_i, Q_i)}{\text{spec\_of}(\langle \vec{x} = \vec{e} \& \text{true} \propto c' \rangle \triangleright \llbracket_{i \in L} (ch_i^* \rightarrow c_i), \uparrow (\neg pp) \bar{\vee} \exists \vec{n} \vec{x}_{i \in L}. (\uparrow pp \bar{\wedge} \text{interrupt}_\infty(\text{inv}, \text{relinv\_cm}(es, c, \text{inv}))))}
\end{array}$$

## C Complement Synchronization Rules

In this section we show the other synchronization rules.

First, we introduce the rules involving the common operators of assertions.

$$\frac{}{\text{sync}(chs, \text{false}, P)(s_0) \Longrightarrow_a \text{false}(s_0)} \text{False}$$

if one side is a false assertion, we obtain a result of false.

$$\frac{\text{sync}(chs, P_1, Q)(s_0) \Rightarrow_a R_1(s_0) \quad \text{sync}(chs, P_2, Q)(s_0) \Rightarrow_a R_2(s_0)}{\text{sync}(chs, P_1 \bar{\vee} P_2, Q)(s_0) \Rightarrow_a (R_1 \bar{\vee} R_2)(s_0)} \text{Disj}$$

if one side is a disjunction, we can eliminate this to its components.

$$\frac{b(s_1) \longrightarrow \text{sync}(chs, P, Q)(s_0) \Rightarrow_a R(s_0)}{\text{sync}(chs, \uparrow b \wedge P, Q)(s_0) \Rightarrow_a (\uparrow b \wedge R)(s_0)} \text{Bool}$$

if one side is a conjunction with a boolean expression  $b$ , we perform synchronization on the rest part under  $b$  and pull out  $b$  lifted on a parallel state as a new condition.

$$\frac{}{\text{sync}(chs, P[x := e], Q)(s_0) \Rightarrow_a \text{sync}(chs, P, Q)[x := e](s_0)} \text{Subst}$$

if one side is a substitution assertion, the substitution can be pulled out after lifting.

In principle, `wait_out`, `wait_in` and `wait` are all special cases of `interrupt` (including `interrupt∞`, by viewing `interrupt∞(I, cm)` as `interrupt(I, ∞, {d ⇒ false}, cm)`). Thus, the synchronization rule for `interrupt` assertion is complex and contains all the potential situations. We will first give some simple cases, and then introduce the rule for `interrupt` as a complete form.

While synchronizing two `init` assertions, we can easily infer that the state of each part remains the same and the traces on both sides are empty lists. Naturally, we have

$$\frac{}{\text{sync}(chs, \text{init}, \text{init})(s_0) \Rightarrow_a \text{init}(s_0)} \text{InitInit}$$

While synchronizing an `init` assertion and an `wait` assertion, if the wait time is greater than 0, we directly obtain a false assertion. Otherwise, if the wait time is Less than or equal to 0, the wait assertion turns to its tail by the definition.

$$\frac{}{\text{sync}(chs, \text{wait}(I, e, \{d \Rightarrow P\}), \text{init})(s_0) \Rightarrow_a \uparrow (e \leq 0) \wedge \text{sync}(chs, P|_{d=0}, \text{init})(s_0)} \text{WaitInit}$$

While synchronizing an `init` assertion and an `input` assertion, if the communication channel belongs to the common channel set, we directly obtain a false assertion. Otherwise, this external communication must occur at once, since the `init` assertion does not support any waiting time. Thus, we have:

$$\frac{ch \in chs}{\text{sync}(chs, \text{wait\_in}(I, ch, \{d \Rightarrow P\}), \text{init})(s_0) \Rightarrow_a \text{false}(s_0)} \text{InInit1}$$

$$\frac{ch \notin chs}{\text{sync}(chs, \text{wait\_in}(I, ch, \{d, v \Rightarrow P\}), \text{init})(s_0) \Rightarrow_a \text{interrupt}(I \uplus \text{id}, 0, \{d \Rightarrow \text{false}\}, [\langle ch?, d, v \Rightarrow \text{sync}(chs, P, \text{init}) \rangle])(s_0)} \text{InInit2}$$

The rules for synchronizing an `init` assertion and an `output` assertion are similar.

While synchronizing an `output` assertion and an `input` assertion, we need to consider the different cases of whether their channels belong to the common channel set. If they are both in the set and have the same name, then the handshake occurs at once. while if they have different names which means both sides are waiting for a handshake, but they



don't match and this lead to a deadlock represented by a false assertion. So we have the following rules:

$$\frac{ch_1 \in chs \quad ch_2 \in chs \quad ch_1 = ch_2}{\text{sync}(chs, \text{wait\_in}(I_1, ch_1, \{d_1, v_1 \Rightarrow P_1\}), \text{wait\_outv}(I_2, ch_2, e, \{d_2 \Rightarrow P_2\}))(s_0) \Rightarrow_a \text{sync}(chs, P_1|_{d_1=0, v_1=s_0(e)}, P_2|_{d_2=0})(s_0)} \text{InOut1}$$

$$\frac{ch_1 \in chs \quad ch_2 \in chs \quad ch_1 \neq ch_2}{\text{sync}(chs, \text{wait\_in}(I_1, ch_1, \{d_1, v_1 \Rightarrow P_1\}), \text{wait\_outv}(I_2, ch_2, e, \{d_2 \Rightarrow P_2\}))(s_0) \Rightarrow_a \text{false}(s_0)} \text{InOut2}$$

If at least one of them is an external communication, then it must happen before the internal communication, because the condition for the internal handshake to occur are not met. Thus, we have:

$$\frac{ch_1 \in chs \quad ch_2 \notin chs}{\text{sync}(chs, \text{wait\_in}(I_1, ch_1, \{d_1, v_1 \Rightarrow P_1\}), \text{wait\_outv}(I_2, ch_2, e, \{d_2 \Rightarrow P_2\}))(s_0) \Rightarrow_a \text{wait\_outv}(I_1 \uplus I_2, ch_2, e, \{d_2 \Rightarrow \text{sync}(chs, \text{wait\_in}(I_1|_{t=t+d_2}, ch_1, \{d_1, v_1 \Rightarrow P_1|_{d_1=d_1+d_2}\}), P_2)))(s_0)} \text{InOut3}$$

$$\frac{ch_1 \notin chs \quad ch_2 \in chs}{\text{sync}(chs, \text{wait\_in}(I_1, ch_1, \{d_1, v_1 \Rightarrow P_1\}), \text{wait\_outv}(I_2, ch_2, e, \{d_2 \Rightarrow P_2\}))(s_0) \Rightarrow_a \text{wait\_in}(I_1 \uplus I_2, ch_1, \{d_1, v_1 \Rightarrow \text{sync}(chs, P_1, \text{wait\_outv}(I_2|_{t=t+d_1}, ch_2, e, \{d_2 \Rightarrow P_2|_{d_2=d_2+d_1}\})))(s_0)} \text{InOut4}$$

$$\frac{ch_1 \notin chs \quad ch_2 \notin chs}{\text{sync}(chs, \text{wait\_in}(I_1, ch_1, \{d_1, v_1 \Rightarrow P_1\}), \text{wait\_outv}(I_2, ch_2, e, \{d_2 \Rightarrow P_2\}))(s_0) \Rightarrow_a \text{interrupt}_\infty(I_1 \uplus I_2, [\langle ch_1?, \{d_1, v_1 \Rightarrow \text{sync}(chs, P_1, \text{wait\_outv}(I_2|_{t=t+d_1}, ch_2, e, \{d_2 \Rightarrow P_2|_{d_1=d_1+d_2}\})) \rangle, \langle ch_2!, \{d_2 \Rightarrow e\}, \{d_2 \Rightarrow \text{sync}(chs, \text{wait\_in}(I_1|_{t=t+d_2}, ch_1, \{d_1, v_1 \Rightarrow P_1|_{d_1=d_1+d_2}\}), P_2) \rangle])(s_0)} \text{InOut5}$$

Next, we consider synchronizing two interrupt assertions  $\text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1)$  and  $\text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2)$ . First, we need to determine whether there is a communication between two sides. The method of judgement is to check if there exists a channel name in the set  $chs$ , where its input is in the  $rdy$  set on one side and its output is in the  $rdy$  set on the other side. Define predicate  $\text{compat}$  to be the negation of this condition:

$$\text{compat}(rdy(cm_1), rdy(cm_2)) \triangleq \neg (\exists ch \in chs. (ch! \in rdy(cm_1) \wedge ch? \in rdy(cm_2)) \vee (ch? \in rdy(cm_1) \wedge ch! \in rdy(cm_2)))$$

In the case where this predicate holds true, both sides are waiting to be interrupted by external communication, thus its synchronization result should still be in the form of interrupt assertion, and its maximum waiting time is the smaller of  $e_1$  and  $e_2$ . While reaching the maximum waiting time, the shorter one will behave as the tail part and the longer one stays in an incomplete interrupt assertion denoted as  $\text{delay}(h, \text{interrupt}(I, e, \{d \Rightarrow P\}, cm))$ :

$$\text{delay}(h, \text{interrupt}(I, e, \{d \Rightarrow P\}, cm)) \triangleq \text{interrupt}(I|_{t=t+h}, e - h, \{d \Rightarrow P|_{d=d+h}\}, \text{delay\_cm}(cm, h))$$

where for input  $cm[i] = \langle ch?, \{d, v \Rightarrow Q_1\} \rangle$  or output  $cm[i] = \langle ch!, g, \{d \Rightarrow Q_2\} \rangle$ , we have

$$\begin{aligned} \text{delay\_cm}(cm, h)[i] &= \langle ch?, \{d, v \Rightarrow Q_1|_{d=d+h}\} \rangle \\ \text{delay\_cm}(cm, h)[i] &= \langle ch!, \{d \Rightarrow g(d+h)\}, \{d \Rightarrow Q_2|_{d=d+h}\} \rangle \end{aligned}$$

we can easily find that  $\text{delay}(0, \text{interrupt}(I, e, \{d \Rightarrow P\}, cm)) = \text{interrupt}(I, e, \{d \Rightarrow P\}, cm)$ . By performing synchronization on them, we get the new tail assertion. A potential external interruption from  $cm_1$  or  $cm_2$  that does not belong to the shared set  $chs$  may occur during the waiting. Then, one side will behave as the corresponding assertion recorded in  $cm_1$  or  $cm_2$ , the other side will remain its incomplete interrupt assertion. For this case, the synchronization produces the new communication list composed of two parts:  $\text{rel1}(cm_1|_{chs^c}, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2))$  and  $\text{rel2}(cm_2|_{chs^c}, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1))$  where  $cm_1|_{chs^c}$  and  $cm_2|_{chs^c}$  are lists of communications not in  $chs$  extracted from  $cm_1$  and  $cm_2$ . The list functions  $\text{rel1}$  and  $\text{rel2}$  are set as: if  $cm[i] = \langle ch?, \{d, v \Rightarrow Q_1\} \rangle$ ,

$$\begin{aligned} \text{rel1}(cm, R)[i] &= \langle ch?, \{d, v \Rightarrow \text{sync}(chs, Q_1, \text{delay}(d, R))\} \rangle \\ \text{rel2}(cm, R)[i] &= \langle ch?, \{d, v \Rightarrow \text{sync}(chs, \text{delay}(d, R), Q_1)\} \rangle \end{aligned}$$

if  $cm[i] = \langle ch!, g, \{d \Rightarrow Q_2\} \rangle$ ,

$$\begin{aligned} \text{rel1}(cm, R)[i] &= \langle ch!, \{d \Rightarrow g(d)\}, \{d \Rightarrow \text{sync}(chs, Q_2, \text{delay}(d, R))\} \rangle \\ \text{rel2}(cm, R)[i] &= \langle ch!, \{d \Rightarrow g(d)\}, \{d \Rightarrow \text{sync}(chs, \text{delay}(d, R), Q_2)\} \rangle \end{aligned}$$

So far we can obtain the following rules:

$$\begin{array}{c} \frac{e1(s_1) < e2(s_2) \wedge e2(s_2) > 0 \quad \text{compat}(\text{rdy}(cm_1), \text{rdy}(cm_2))}{\text{sync}(chs, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1), \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2))} \text{IntInt1} \\ (s_1 \uplus s_2) \Longrightarrow_a \text{interrupt}(I_1 \uplus I_2, e_1, \{d_1 \Rightarrow \text{sync}(chs, P_1, \text{delay}(d_1, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2))\}), \\ \text{rel1}(cm_1|_{chs^c}, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2)) @ \\ \text{rel2}(cm_2|_{chs^c}, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1)))(s_1 \uplus s_2) \\ \frac{e1(s_1) = e2(s_2) \vee (e1(s_1) \leq 0 \wedge e2(s_2) \leq 0) \quad \text{compat}(\text{rdy}(cm_1), \text{rdy}(cm_2))}{\text{sync}(chs, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1), \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2))} \text{IntInt2} \\ (s_1 \uplus s_2) \Longrightarrow_a \text{interrupt}(I_1 \uplus I_2, e_1, \{d \Rightarrow \text{sync}(chs, P_1|_{d_1=d}, \text{delay}(d, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2))\}) \\ \vee \text{sync}(chs, \text{delay}(d, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1)), P_2|_{d_2=d})\}, \\ \text{rel1}(cm_1|_{chs^c}, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2)) @ \\ \text{rel2}(cm_2|_{chs^c}, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1)))(s_1 \uplus s_2) \end{array}$$

Note that in the definition of interrupt assertion, if the expression of waiting time calculated as a negative value then it has equivalent meaning with 0. That is why we need to compare the expression with 0.

In the case when the  $\text{compat}$  function is false, there are three possible scenarios. The first is nondeterministically executing one of the possible handshakes among all that could occur which we represent as  $\text{comm}(cm_1, cm_2)$ . It is a disjunction of  $\text{sync}(chs, Q_1|_{d_1=0, v_1=g(0)}, Q_2|_{d_2=0})$  and  $\text{sync}(chs, Q_1|_{d_1=0}, Q_2|_{d_2=0, v_2=g(0)})$  for all the pairs satisfying one of the following conditions:

$$\begin{aligned} ch \in chs \wedge cm_1[i] &= \langle ch?, \{d_1, v_1 \Rightarrow Q_1\} \rangle \wedge cm_2[j] = \langle ch!, g, \{d_2 \Rightarrow Q_2\} \rangle \\ ch \in chs \wedge cm_1[i] &= \langle ch!, g, \{d_1 \Rightarrow Q_1\} \rangle \wedge cm_2[j] = \langle ch?, \{d_2, v_2 \Rightarrow Q_2\} \rangle \end{aligned}$$

The second is that if the maximum waiting time  $e_1$  or  $e_2$  is less than 0, then the corresponding side may immediately transit to the tail assertion. The last one is there is an external interrupt occurring at time 0. We obtain the following rule:

$$\frac{\neg \text{compat}(\text{rdy}(cm_1), \text{rdy}(cm_2))}{\begin{array}{l} \text{sync}(chs, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1), \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2)) \\ (s_1 \uplus s_2) \Longrightarrow_a \text{interrupt}(I_1 \uplus I_2, 0, \{d \Rightarrow \text{comm}(cm_1, cm_2)\}) \bar{\vee} \\ (\uparrow (e_1 \leq 0) \bar{\wedge} \text{sync}(chs, P_1|_{d_1=0}, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2))) \bar{\vee} \\ (\uparrow (e_2 \leq 0) \bar{\wedge} \text{sync}(chs, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1), P_2|_{d_2=0})) \bar{\vee} \\ \text{rel1}(cm_1|_{chs^c}, \text{interrupt}(I_2, e_2, \{d_2 \Rightarrow P_2\}, cm_2)) @ \\ \text{rel2}(cm_2|_{chs^c}, \text{interrupt}(I_1, e_1, \{d_1 \Rightarrow P_1\}, cm_1)) (s_1 \uplus s_2) \end{array}} \text{IntInt3}$$

While synchronizing an interrupt assertion and an init assertion (representing the termination of one side), we have to consider whether there is an external interrupt occurring at time 0 and whether the interrupt assertion turns into the tail assertion at once. Thus, we have the rule:

$$\frac{}{\begin{array}{l} \text{sync}(chs, \text{interrupt}(I, e, \{d \Rightarrow P\}, cm), \text{init})(s_1 \uplus s_2) \Longrightarrow_a \\ \text{interrupt}(I \uplus \text{id\_inv}, 0, \{d \Rightarrow \uparrow (e \leq 0) \bar{\wedge} \text{sync}(chs, P, \text{init})\}) \\ \text{rel\_init1}(cm|_{chs^c}, \text{init})(s_1 \uplus s_2) \end{array}} \text{IntInit}$$

The list function `rel_init1` is obtained from `rel1` by replacing `delay(d, R)` by `init`

Synchronization involving recursive assertions is typically very complex, often requiring inductive analysis tailored to specific cases. As such, here we only provide the rule for a specific scenario to facilitate automated implementation.

$$\frac{\begin{array}{l} \forall s_0 Q. \text{sync}(chs, P_1, F_2(Q))(s_0) \Longrightarrow_a \text{false}(s_0) \\ \forall s_0 Q. \text{sync}(chs, F_1(Q), P_2)(s_0) \Longrightarrow_a \text{false}(s_0) \\ \forall s_0. \text{sync}(chs, P_1, P_2)(s_0) \Longrightarrow_a P(s_0) \\ \forall s_0 Q_1 Q_2. \text{sync}(chs, F_1(Q_1), F_2(Q_2))(s_0) \Longrightarrow_a F(\text{sync}(chs, Q_1, Q_2))(s_0) \end{array}}{\begin{array}{l} \text{sync}(chs, \text{Rec } R_1. P_1 \bar{\vee} F_1(R_1), \text{Rec } R_2. P_2 \bar{\vee} F_2(R_2))(s_0) \\ \Longrightarrow_a \text{Rec } R. P \bar{\vee} F(R)(s_0) \end{array}} \text{Rec}$$

The first two conditions state that if one side loops while the other doesn't, synchronization results in false. The third condition specifies that when both sides don't loop, synchronization is achieved. The last condition states that if both sides loop, synchronization depends on their outermost loops finishing together. Meeting all four conditions results in a new recursive assertion. This requires consistent recursion counts and simultaneous start and end of each iteration for both sides.

## D Complement Property Verification Rules

### D.1

In this section we give property verification rules for other assertions.

For pure assertion, we have:

$$\frac{p(s_0) \wedge b(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow (s, tr) \models \text{Post}}{p(s_0) \longrightarrow (s_0, s, tr) \models (\uparrow b \bar{\wedge} Q) \longrightarrow (s, tr) \models \text{Post}}$$

For substitution, we have:

$$\frac{\forall s_0 s tr. (\exists v. p[v/x] \wedge x = e[v/x])(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow (s, tr) \models Post}{p(s_0) \longrightarrow (s_0, s, tr) \models Q[x := e] \longrightarrow (s, tr) \models Post}$$

As shown in this rule, we change the initial state from  $s_0$  to  $s_0[x \mapsto e]$ , thus the precondition  $p$  needs to be rewritten on the new state while maintaining the equivalence.

For disjunction, we have:

$$\frac{\begin{array}{l} p(s_0) \longrightarrow (s_0, s, tr) \models Q_1 \longrightarrow (s, tr) \models Post \\ p(s_0) \longrightarrow (s_0, s, tr) \models Q_2 \longrightarrow (s, tr) \models Post \end{array}}{p(s_0) \longrightarrow (s_0, s, tr) \models Q_1 \vee Q_2 \longrightarrow (s, tr) \models Post}$$

For recursion assertion, we have:

$$\frac{\begin{array}{l} \forall s. p(s) \longrightarrow loop(s) \\ \forall s_0 s tr. loop(s_0) \longrightarrow (s_0, s, tr) \models P \longrightarrow (s, tr) \models Post \\ \forall Q s_0 s tr. (\forall s_0 s tr. loop(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow (s, tr) \models Post) \\ \longrightarrow loop(s_0) \longrightarrow (s_0, s, tr) \models F(Q) \longrightarrow (s, tr) \models Post \end{array}}{p(s_0) \longrightarrow (s_0, s, tr) \models (Rec R. P \vee F(R)) \longrightarrow (s, tr) \models Post}$$

where we need to provide a loop invariant  $loop$  and prove three conditions for  $loop$  to be an invariant. The first two conditions states the precondition implies the loop invariant and the base assertion  $P$  implies postcondition under the invariant. The intuitive meaning of the last one is that, for any assertion  $Q$ ,  $F(Q)$  satisfying property  $Post$  under loop invariant  $loop$  can be deduced from that  $Q$  satisfying property  $Post$  under  $loop$ . From this condition, we can extend the property to the general recursion  $Rec R. P \vee F(R)$ . Since once loop means once  $F$  applied to the assertion  $P$ , if we can prove  $F(Q)$  satisfying the property  $Post$  from any  $Q$  have already meets it, then we can extend to  $F^n(P)$  for any nature number  $n$  of the loop times.

## D.2

In this section we give the details of the proof procedure of the example in Sect. 6

According to the rule for recursion assertion, there are three premises to be checked:

$$\forall s. p(s) \longrightarrow loop(s) \tag{1}$$

$$\forall s_0 s tr. loop(s_0) \longrightarrow (s_0, s, tr) \models init \longrightarrow q_1(s) \wedge \mathbf{trl}(tr, q_2) \tag{2}$$

$$\begin{array}{l} \forall Q s_0 s tr. (\forall s_0 s tr. loop(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow q_1(s) \wedge \mathbf{trl}(tr, q_2)) \longrightarrow \\ loop(s_0) \longrightarrow (s_0, s, tr) \models \mathbf{wait}(id, 1, \{d \Rightarrow Q[x := x + 1]\}) \longrightarrow q_1(s) \wedge \mathbf{trl}(tr, q_2) \end{array} \tag{3}$$

(1) is obvious and (2) is proved by the rule for  $init$  and the trivial fact  $\forall s. loop(s) \longrightarrow q_1(s)$ . To prove (3), we view (3a) as the assumption and we need to deduce (3b)

$$\forall s_0 s tr. loop(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow q_1(s) \wedge \mathbf{trl}(tr, q_2) \tag{3a}$$

$$loop(s_0) \longrightarrow (s_0, s, tr) \models \mathbf{wait}(id, 1, \{d \Rightarrow Q[x := x + 1]\}) \longrightarrow q_1(s) \wedge \mathbf{trl}(tr, q_2) \tag{3b}$$

By applying the rule for  $wait$  to (3b), we obtain the following two conditions. The first one:

$$loop(s_0) \wedge 1 > 0 \wedge t \geq 0 \wedge t \leq 1 \longrightarrow s = s_0 \longrightarrow q_2(s)$$

is also obvious. The second one is:

$$\text{loop}(s_0) \wedge 1 > 0 \longrightarrow (s_0, s, tr) \models Q[x := x + 1] \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2)$$

By the rule for substitution, we have to prove for all  $s_0, s, tr$ :

$$(\exists v. \text{loop}[v/x] \wedge 1 > 0 \wedge x = v + 1)(s_0) \longrightarrow (s_0, s, tr) \models Q \longrightarrow q_1(s) \wedge \text{trl}(tr, q_2)$$

To make use of the assumption (3a), we need to prove:

$$\forall s. (\exists v. \text{loop}[v/x] \wedge 1 > 0 \wedge x = v + 1)(s) \longrightarrow \text{loop}(s)$$

which is similar to that the loop invariant is still satisfied after executing one-round loop. Also this logic formula is obviously sound. So far, we have proved the property of this process.