

Enhanced Symbolic Simulation of a Round-robin Arbiter

Yongjian Li
China

Chinese Academy of Sciences

Naiju Zeng
China

Chinese Academy of Sciences

William N. N. Hung Synopsys Inc. USA

Xiaoyu Song Portland State University USA


Motivation

- A fast arbiter is one of the most dominant factors for high performance network switches
 - E.g. ATM (Asynchronous Transfer Mode) network
- Also used in Network-on-Chip
- Hardware implementation need to be verified
- NxN round-robin arbiter: $2^N \times N$ cases

Related Work


- Curzon's work using HOL theorem prover
 - Pros: exhaustive, interactive
 - Cons: not scalable (limited to 4x4 case), need fundamental modification to extend to 16x16 case
- Chen et al. using SMV
 - Pros: automatic through SMV
 - Cons: not exhaustive due to the way model was reduced
- Tahar et al. using MDG
 - Pros: MDG avoids model explosion
 - Cons: not exhaustive due to the way model was reduced

NxN switch fabric



- Switches cells from N input controllers to N output controllers
- Different inputs destined for the same output?
 - only one will succeed
 - others are rejected, must retry later
- Arbitrates between these cells

Arbiter



- There are N arbiters: one for each output port
- Each arbiter arbitrates the requests from N input ports
- ItReq: 1-bit per input port
- Output: vector encoding of arbitration result

Round-robin Arbitration

- Request with highest priority in round-robin order is granted in each cycle
- Fairness (no starvation)
- Worst-case wait time: $\# \text{requestors} - 1$


Symbolic Trajectory Evaluation

- Formal verification technique based on ternary symbolic simulation
- Specification: $ant \rightsquigarrow cons$
 $ant, cons$ are trajectory formula
- Verification: $\text{cktSat } C \ ant \rightsquigarrow cons$
- Circuit Model
 - $V =_{df} \{ff, tt, X, T\}$ dual-rail encoding
 - A circuit state is an instantaneous snapshot of a circuit behavior given by an assignment of V to nodes of the circuit

Generalized Symbolic Trajectory Evaluation

- STE can only deal with bounded time
- Generalized Symbolic Trajectory Evaluation (GSTE)
 - extension of STE
 - deal with properties ranging over unbounded time
 - Properties are specified by assertion graphs, which are \forall -automaton

Example: Memory Cell



write = AndList [Is1 wr, din isB bD, a isB bA]

retain = AndList [wr isB bWr, a isB ($bWr \rightarrow \neg bA$)]

read = AndList [Iso wr, a isB bA]

outResult = dout isB bD

STE for Memory Cell

ant = AndList [write, Next retain, Next² read]

cons = Next² outResult

ant ~> cons

Verify one round of arbitration

- Given:
 - last value selected
- Return:
 - the next highest value requested
 - with suitable wrap around from the highest possible request to the lowest

One Round of Arbitration

Table 1: Ternary-valued Truth Table


| req0 | req1 | req2 | req3 | xGrant | yGrant | xGrant' | yGrant' |
|------|------|------|------|--------|--------|---------|---------|
| X | ff | ff | ff | ff | ff | ff | ff |
| X | tt | X | X | ff | ff | ff | tt |
| X | ff | tt | X | ff | ff | tt | ff |
| X | ff | ff | tt | ff | ff | tt | tt |
| ff | X | ff | ff | ff | tt | ff | tt |
| X | X | tt | X | ff | tt | tt | ff |
| X | X | ff | tt | ff | tt | tt | tt |
| tt | X | ff | ff | ff | tt | ff | ff |
| ff | ff | X | ff | tt | ff | tt | ff |
| X | X | X | tt | tt | ff | tt | tt |
| tt | X | X | ff | tt | ff | ff | ff |
| ff | tt | X | ff | tt | ff | ff | tt |
| ff | ff | ff | X | tt | tt | tt | tt |
| tt | X | X | X | tt | tt | ff | ff |
| ff | tt | X | X | tt | tt | ff | tt |
| ff | ff | tt | X | tt | tt | tt | ff |

STE

Specification

```
constr0 =  $\neg yGrant \& \neg xGrant \& \neg reqV_1 \& \neg reqV_2 \& \neg reqV_3$ ,  
constr1 =  $\neg yGrant \& \neg xGrant \& reqV_1$ ,  
constr2 =  $\neg yGrant \& \neg xGrant \& \neg reqV_1 \& reqV_2$ ,  
constr3 =  $\neg yGrant \& \neg xGrant \& \neg reqV_1 \& \neg reqV_2 \& reqV_3$ ,  
constr4 =  $yGrant \& \neg xGrant \& \neg reqV_2 \& \neg reqV_3 \& \neg reqV_0$ ,  
constr5 =  $yGrant \& \neg xGrant \& reqV_2$ ,  
constr6 =  $yGrant \& \neg xGrant \& \neg reqV_2 \& reqV_3$ ,  
constr7 =  $yGrant \& \neg xGrant \& \neg reqV_2 \& \neg reqV_3 \& reqV_0$ ,  
constr8 =  $\neg yGrant \& xGrant \& \neg reqV_1 \& \neg reqV_3 \& \neg reqV_0$ ,  
constr9 =  $\neg yGrant \& xGrant \& reqV_3$ ,  
constr10 =  $\neg yGrant \& xGrant \& \neg reqV_3 \& reqV_0$ ,  
constr11 =  $\neg yGrant \& xGrant \& reqV_1 \& \neg reqV_3 \& \neg reqV_0$ ,  
constr12 =  $yGrant \& xGrant \& \neg reqV_1 \& \neg reqV_2 \& \neg reqV_0$ ,  
constr13 =  $yGrant \& xGrant \& reqV_0$ ,  
constr14 =  $yGrant \& xGrant \& reqV_1 \& \neg reqV_0$ ,  
constr15 =  $yGrant \& xGrant \& \neg reqV_1 \& reqV_2 \& \neg reqV_0$   
cons0 = When constr0 AndList[Is0 xGrant, Is0 yGrant],  
cons1 = When constr1 AndList[Is0 xGrant, Is1 yGrant],  
cons2 = When constr2 AndList[Is1 xGrant, Is0 yGrant],  
cons3 = When constr3 AndList[Is1 xGrant, Is1 yGrant],  
cons4 = When constr4 AndList[Is0 xGrant, Is1 yGrant],  
cons5 = When constr5 AndList[Is1 xGrant, Is0 yGrant],  
cons6 = When constr6 AndList[Is1 xGrant, Is1 yGrant],  
cons7 = When constr7 AndList[Is0 xGrant, Is0 yGrant],  
cons8 = When constr8 AndList[Is1 xGrant, Is0 yGrant],  
cons9 = When constr9 AndList[Is1 xGrant, Is1 yGrant],  
cons10 = When constr10 AndList[Is0 xGrant, Is0 yGrant],  
cons11 = When constr11 AndList[Is0 xGrant, Is1 yGrant],  
cons12 = When constr12 AndList[Is1 xGrant, Is1 yGrant],  
cons13 = When constr13 AndList[Is0 xGrant, Is0 yGrant],  
cons14 = When constr14 AndList[Is0 xGrant, Is1 yGrant],  
cons15 = When constr15 AndList[Is1 xGrant, Is0 yGrant],  
ant = AndList[grantbvAregrantV, reqbvArereqV],  
cons = Next AndList[cons0, cons1, ..., cons15],  
assert = ant ~ cons
```

Sequential Behavior of Arbiter



GSTE specification

```
let rst = Is1 reset;
let nRst = Is0 reset;
let rtE = Is1 routeEnable;
let trans_0_1 = AndList[nRst, rtE, Is1 req1];
let trans_0_2 = AndList[nRst, rtE, Is0 req1, Is1 req2];
let trans_0_3 = AndList[nRst, rtE, Is0 req1, Is0 req2, Is1 req3];
let trans_0_0 = AndList[nRst, rtE, Is0 req1, Is0 req2, Is0 req3];
let trans_1_2 = AndList[nRst, rtE, Is1 req2];
let trans_1_3 = AndList[nRst, rtE, Is0 req2, Is1 req3];
let trans_1_0 = AndList[nRst, rtE, Is0 req2, Is0 req3, Is1 req0];
let trans_1_1 = AndList[nRst, rtE, Is0 req2, Is0 req3, Is0 req0];
let trans_2_3 = AndList[nRst, rtE, Is1 req3];
let trans_2_0 = AndList[nRst, rtE, Is0 req3, Is1 req0];
let trans_2_1 = AndList[nRst, rtE, Is0 req3, Is0 req0, Is1 req1];
let trans_2_2 = AndList[nRst, rtE, Is0 req3, Is0 req0, Is0 req1];
let trans_3_0 = AndList[nRst, rtE, Is1 req0];
let trans_3_1 = AndList[nRst, rtE, Is0 req0, Is1 req1];
let trans_3_2 = AndList[nRst, rtE, Is0 req0, Is0 req1, Is1 req2];
let trans_3_3 = AndList[nRst, rtE, Is0 req0, Is0 req1, Is0 req2];
```

Parameterized Verification

NxN Round-robin Arbiter

```
let otherAntsL = [Is0 "reset", Is1 "routeEnable"];
let transIJ i 0 width N =
  (i,i,
   AndList ((map Is0 (req subtract [req|i]))@otherAntsL),
   (grantOut bvAre (encode i width)))
/\ transIJ i j widthN =
  let j' = (i + j)%N in
  let negReqs = 1 upto (j - 1) in
  let negReqs = map (\k.(req!((k + i)%N))) negReqs in
  let ant = AndList (((map Is0 negReqs)
    union [Is1 (req|j')])@otherAntsL) in
  let newLast = (encode i width ) in
  let cons = (grantOut bvAre newLast) in
  (i,j',ant,cons);
let transFromI WIDTH i =
  let NUM_PORTS = 2 * *WIDTH in
  map (\j.transIJ i j WIDTH NUM_PORTS)
(0 upto (NUM_PORTS - 1));
let transFrom WIDTH =
  let NUM_PORTS = 2 * *WIDTH in
  flat (map transFromI (0 upto (NUM_PORTS - 1)));
let ag WIDTH =
  let initEdge = (0, 1, Is1"reset") in
  initEdge@
  (map (\(from,to,ant,cons).
    (from + 1,to + 1,ant,cons)) transFrom);
```

Experimental Results


Table 2: Experiments

| ARBITER | | | GSTE | | STE | |
|---------|-------|--------|--------------|-----------|--------------|-----------|
| N | #lats | #gates | time sec. | mem MB | time sec. | mem MB |
| 8 | 3 | 280 | 0.1 | 12.3 | 0.02 | 8.2 |
| 16 | 4 | 1310 | 1.2 | 19.2 | 0.05 | 10.3 |
| 32 | 5 | 6180 | 34.2 | 50.5 | 0.34 | 20.8 |
| 64 | 6 | 28714 | 1217.9 | 361.3 | 4.43 | 73.0 |

STE for response property

Response property specifies that once a request req_i is set high from a state and kept high, then the request will be granted after several cycles. The worst case waiting time for the request to be granted can also be predicted.

Example : Consider a state where the value of grant is [ff, tt], which means that the last request granted is req2, if the request req2 is set high again and kept high, then the request will be granted (or the value of grant is set [ff,tt] again) after at most 4 cycles. Namely, the worst-case waiting time for this request to be granted is 4.




GSTE Specifications

```
let rst = Is1 reset;
let antSet = AndList [Is0 req0, Is0 req1, Is1 req2, Is0 req3]
let ants_vSet_3 = AndList[Is1 req2, Is1 req3];
let ants_vSet_0 = AndList[Is1 req2, Is0 req3, Is1 req0];
let ants_vSet_1 = AndList[Is1 req2, Is0 req3, Is0 req0,
                         Is1 req1];
let ants_vSet_2 = AndList[Is1 req2, Is0 req3, Is0 req0,
                         Is0 req1];
let ants_3_0 = AndList[Is1 req2, Is1 req0];
let ants_3_1 = AndList[Is1 req2, Is0 req0, Is1 req1];
let ants_3_2 = AndList[Is1 req2, Is0 req0, Is0 req1,];
let ants_0_1 = AndList[Is1 req2, Is1 req1];
let ants_0_2 = AndList[Is1 req2, Is0 req1];
let ants_1_2 = AndList[Is1 req2];
let cons_2 = AndList[Is0 grant0, Is1 grant1];
```

From (G)STE specs to test patterns

1. Constraint-based
2. Randomly walking around the edges of GSTE graph


Generated test patterns



Generated test patterns



Generated test patterns





Any Questions?

HOL specification

```
let SUC_MODN N last =
  (last + 1 = len) => o | (last + 1);
```

```
letrec RoundRobin o requestSet last N = o
  /\ RoundRobin n requestSet last N =
    let tryNext = SUC_MOD N last in
      ((tryNext mem requestSet) => tryNext
      | RoundRobin (n - 1) requestSet tryNext);
```

```
let RoundRobinArbiter N requestSet last =
  (requestSet = []) => NORESULT |
  (RESULT (RoundRobin N requestSet last));
```

HOL Specification (part 2)

```
let RequestsToArbitrate o reqVect = []
 /\ RequestsToArbitrate n reqVect =
  (requests ! (n-1)) =>
  ([n] union (RequestsToArbitrate (n-1) requests)
  |RequestsToArbitrate (n-1) requests;
```

```
let SuccessFullInput last reqVect =
 let requestSet =
 RequestsToArbitrate (length reqVect) reqVect in
 (RoundRobinArbiter (length reqVect) requestSet last);
```

```
let GrantForOut reqVect grantVect =
 let sucInp = SuccessFullInput (BNVAL grantVect) reqVect in
 (suc_inp = NORESULT) => grantVect
 | (val (RESULT result = sucInp) in
 VAL2VEC (length grantVect) result));
```